Go back

 LINE       1290
 EXPRESSION (addr_hit[30] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T90
1	0	1	Covered	T1,T2,T90
1	1	0	Covered	T137,T134,T135
1	1	1	Covered	T1,T2,T3

 LINE       1291
 EXPRESSION (addr_hit[31] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T90
1	0	1	Covered	T1,T2,T90
1	1	0	Covered	T122,T135
1	1	1	Covered	T1,T2,T3

 LINE       1292
 EXPRESSION (addr_hit[32] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T90
1	0	1	Covered	T1,T2,T90
1	1	0	Covered	T127
1	1	1	Covered	T1,T2,T3

 LINE       1293
 EXPRESSION (addr_hit[33] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T90
1	0	1	Covered	T1,T2,T90
1	1	0	Covered	T114
1	1	1	Covered	T1,T2,T3

 LINE       1294
 EXPRESSION (addr_hit[34] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T90
1	0	1	Covered	T1,T2,T90
1	1	0	Covered	T122
1	1	1	Covered	T1,T2,T3