Unified Coverage Report :: Module :: tlul_rsp_intg_gen

Module : tlul_rsp_intg_gen

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
91.67	83.33					100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_rsp_intg_gen.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen	83.33	66.67					100.00
tb.dut.u_reg_tap.u_reg_if.u_rsp_intg_gen	83.33	66.67					100.00
tb.dut.u_reg.u_rsp_intg_gen	100.00	100.00					100.00
tb.dut.u_reg_tap.u_rsp_intg_gen	100.00	100.00					100.00

---

Module Instance : tb.dut.u_reg.u_reg_if.u_rsp_intg_gen

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
83.33	66.67					100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
83.33	66.67					100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
99.44	100.00	97.78			100.00	100.00	u_reg_if

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_reg_tap.u_reg_if.u_rsp_intg_gen

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
83.33	66.67					100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
83.33	66.67					100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
97.91	97.37	94.29			100.00	100.00	u_reg_if

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_reg.u_rsp_intg_gen

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
99.42	100.00	97.70			100.00	100.00	u_reg

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_data_intg.u_tlul_data_integ_enc	100.00	100.00
gen_rsp_intg.u_rsp_gen	100.00	100.00

---

Module Instance : tb.dut.u_reg_tap.u_rsp_intg_gen

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
99.53	99.56	98.57			100.00	100.00	u_reg_tap

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_data_intg.u_tlul_data_integ_enc	100.00	100.00
gen_rsp_intg.u_rsp_gen	100.00	100.00

Line Coverage for Module : tlul_rsp_intg_gen ( parameter EnableRspIntgGen=1,EnableDataIntgGen=1 )
Line Coverage for Module self-instances :

SCORE	LINE
100.00	100.00

tb.dut.u_reg.u_rsp_intg_gen

SCORE	LINE
100.00	100.00

tb.dut.u_reg_tap.u_rsp_intg_gen

	Line No.	Total	Covered	Percent
TOTAL		5	5	100.00
CONT_ASSIGN	25	1	1	100.00
ALWAYS	47	3	3	100.00
CONT_ASSIGN	53	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_rsp_intg_gen.sv' or '../src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_rsp_intg_gen.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
25	1	1
47	1	1
48	1	1
49	1	1
53	1	1

---

Line Coverage for Module : tlul_rsp_intg_gen ( parameter EnableRspIntgGen=0,EnableDataIntgGen=0 )
Line Coverage for Module self-instances :

SCORE	LINE
83.33	66.67

tb.dut.u_reg.u_reg_if.u_rsp_intg_gen

SCORE	LINE
83.33	66.67

tb.dut.u_reg_tap.u_reg_if.u_rsp_intg_gen

	Line No.	Total	Covered	Percent
TOTAL		6	4	66.67
CONT_ASSIGN	32	1	0	0.00
CONT_ASSIGN	43	1	0	0.00
ALWAYS	47	3	3	100.00
CONT_ASSIGN	53	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_rsp_intg_gen.sv' or '../src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_rsp_intg_gen.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
32	0	1
43	0	1
47	1	1
48	1	1
49	1	1
53	1	1

---

Assert Coverage for Module : tlul_rsp_intg_gen

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	2	2	100.00	2	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	2	2	100.00	2	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataWidthCheck_A	3944	3944	0	0
PayLoadWidthCheck	3944	3944	0	0

DataWidthCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	3944	3944	0	0
T1	4	4	0	0
T90	4	4	0	0
T91	4	4	0	0
T92	4	4	0	0
T93	4	4	0	0
T94	4	4	0	0
T95	4	4	0	0
T96	4	4	0	0
T97	4	4	0	0
T98	4	4	0	0

PayLoadWidthCheck

Name	Attempts	Real Successes	Failures	Incomplete
Total	3944	3944	0	0
T1	4	4	0	0
T90	4	4	0	0
T91	4	4	0	0
T92	4	4	0	0
T93	4	4	0	0
T94	4	4	0	0
T95	4	4	0	0
T96	4	4	0	0
T97	4	4	0	0
T98	4	4	0	0

Line Coverage for Instance : tb.dut.u_reg.u_reg_if.u_rsp_intg_gen

	Line No.	Total	Covered	Percent
TOTAL		6	4	66.67
CONT_ASSIGN	32	1	0	0.00
CONT_ASSIGN	43	1	0	0.00
ALWAYS	47	3	3	100.00
CONT_ASSIGN	53	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_rsp_intg_gen.sv' or '../src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_rsp_intg_gen.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
32	0	1
43	0	1
47	1	1
48	1	1
49	1	1
53	1	1

---

Assert Coverage for Instance : tb.dut.u_reg.u_reg_if.u_rsp_intg_gen

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	2	2	100.00	2	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	2	2	100.00	2	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataWidthCheck_A	986	986	0	0
PayLoadWidthCheck	986	986	0	0

DataWidthCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	986	986	0	0
T1	1	1	0	0
T90	1	1	0	0
T91	1	1	0	0
T92	1	1	0	0
T93	1	1	0	0
T94	1	1	0	0
T95	1	1	0	0
T96	1	1	0	0
T97	1	1	0	0
T98	1	1	0	0

PayLoadWidthCheck

Name	Attempts	Real Successes	Failures	Incomplete
Total	986	986	0	0
T1	1	1	0	0
T90	1	1	0	0
T91	1	1	0	0
T92	1	1	0	0
T93	1	1	0	0
T94	1	1	0	0
T95	1	1	0	0
T96	1	1	0	0
T97	1	1	0	0
T98	1	1	0	0

Line Coverage for Instance : tb.dut.u_reg_tap.u_reg_if.u_rsp_intg_gen

	Line No.	Total	Covered	Percent
TOTAL		6	4	66.67
CONT_ASSIGN	32	1	0	0.00
CONT_ASSIGN	43	1	0	0.00
ALWAYS	47	3	3	100.00
CONT_ASSIGN	53	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_rsp_intg_gen.sv' or '../src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_rsp_intg_gen.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
32	0	1
43	0	1
47	1	1
48	1	1
49	1	1
53	1	1

---

Assert Coverage for Instance : tb.dut.u_reg_tap.u_reg_if.u_rsp_intg_gen

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	2	2	100.00	2	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	2	2	100.00	2	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataWidthCheck_A	986	986	0	0
PayLoadWidthCheck	986	986	0	0

DataWidthCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	986	986	0	0
T1	1	1	0	0
T90	1	1	0	0
T91	1	1	0	0
T92	1	1	0	0
T93	1	1	0	0
T94	1	1	0	0
T95	1	1	0	0
T96	1	1	0	0
T97	1	1	0	0
T98	1	1	0	0

PayLoadWidthCheck

Name	Attempts	Real Successes	Failures	Incomplete
Total	986	986	0	0
T1	1	1	0	0
T90	1	1	0	0
T91	1	1	0	0
T92	1	1	0	0
T93	1	1	0	0
T94	1	1	0	0
T95	1	1	0	0
T96	1	1	0	0
T97	1	1	0	0
T98	1	1	0	0

Line Coverage for Instance : tb.dut.u_reg.u_rsp_intg_gen

	Line No.	Total	Covered	Percent
TOTAL		5	5	100.00
CONT_ASSIGN	25	1	1	100.00
ALWAYS	47	3	3	100.00
CONT_ASSIGN	53	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_rsp_intg_gen.sv' or '../src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_rsp_intg_gen.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
25	1	1
47	1	1
48	1	1
49	1	1
53	1	1

---

Assert Coverage for Instance : tb.dut.u_reg.u_rsp_intg_gen

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	2	2	100.00	2	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	2	2	100.00	2	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataWidthCheck_A	986	986	0	0
PayLoadWidthCheck	986	986	0	0

DataWidthCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	986	986	0	0
T1	1	1	0	0
T90	1	1	0	0
T91	1	1	0	0
T92	1	1	0	0
T93	1	1	0	0
T94	1	1	0	0
T95	1	1	0	0
T96	1	1	0	0
T97	1	1	0	0
T98	1	1	0	0

PayLoadWidthCheck

Name	Attempts	Real Successes	Failures	Incomplete
Total	986	986	0	0
T1	1	1	0	0
T90	1	1	0	0
T91	1	1	0	0
T92	1	1	0	0
T93	1	1	0	0
T94	1	1	0	0
T95	1	1	0	0
T96	1	1	0	0
T97	1	1	0	0
T98	1	1	0	0

Line Coverage for Instance : tb.dut.u_reg_tap.u_rsp_intg_gen

	Line No.	Total	Covered	Percent
TOTAL		5	5	100.00
CONT_ASSIGN	25	1	1	100.00
ALWAYS	47	3	3	100.00
CONT_ASSIGN	53	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_rsp_intg_gen.sv' or '../src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_rsp_intg_gen.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
25	1	1
47	1	1
48	1	1
49	1	1
53	1	1

---

Assert Coverage for Instance : tb.dut.u_reg_tap.u_rsp_intg_gen

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	2	2	100.00	2	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	2	2	100.00	2	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataWidthCheck_A	986	986	0	0
PayLoadWidthCheck	986	986	0	0

DataWidthCheck_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	986	986	0	0
T1	1	1	0	0
T90	1	1	0	0
T91	1	1	0	0
T92	1	1	0	0
T93	1	1	0	0
T94	1	1	0	0
T95	1	1	0	0
T96	1	1	0	0
T97	1	1	0	0
T98	1	1	0	0

PayLoadWidthCheck

Name	Attempts	Real Successes	Failures	Incomplete
Total	986	986	0	0
T1	1	1	0	0
T90	1	1	0	0
T91	1	1	0	0
T92	1	1	0	0
T93	1	1	0	0
T94	1	1	0	0
T95	1	1	0	0
T96	1	1	0	0
T97	1	1	0	0
T98	1	1	0	0