Summary for Variable clk_byp_error_rsp_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for clk_byp_error_rsp_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
39384 |
1 |
|
|
T1 |
64 |
|
T2 |
61 |
|
T3 |
13 |
auto[1] |
1321 |
1 |
|
|
T1 |
4 |
|
T11 |
15 |
|
T18 |
11 |
Summary for Variable clk_byp_rsp_mubi_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for clk_byp_rsp_mubi_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
39981 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T3 |
13 |
auto[1] |
724 |
1 |
|
|
T13 |
12 |
|
T51 |
12 |
|
T54 |
17 |
Summary for Variable count_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for count_backdoor_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
39506 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T3 |
13 |
auto[1] |
1199 |
1 |
|
|
T16 |
10 |
|
T4 |
2 |
|
T5 |
2 |
Summary for Variable count_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for count_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
39509 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T3 |
12 |
auto[1] |
1196 |
1 |
|
|
T3 |
1 |
|
T16 |
5 |
|
T19 |
1 |
Summary for Variable count_illegal_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for count_illegal_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
39565 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T3 |
12 |
auto[1] |
1140 |
1 |
|
|
T3 |
1 |
|
T16 |
9 |
|
T19 |
1 |
Summary for Variable err_inj_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
2 |
0 |
2 |
100.00 |
User Defined Bins for err_inj_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
err_inj |
37642 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T3 |
5 |
no_err_inj |
3063 |
1 |
|
|
T3 |
8 |
|
T19 |
6 |
|
T4 |
24 |
Summary for Variable flash_rma_error_rsp_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for flash_rma_error_rsp_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
39377 |
1 |
|
|
T1 |
57 |
|
T2 |
61 |
|
T3 |
13 |
auto[1] |
1328 |
1 |
|
|
T1 |
11 |
|
T11 |
6 |
|
T18 |
9 |
Summary for Variable flash_rma_rsp_mubi_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for flash_rma_rsp_mubi_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
39981 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T3 |
13 |
auto[1] |
724 |
1 |
|
|
T13 |
16 |
|
T51 |
16 |
|
T54 |
18 |
Summary for Variable jtag_csr_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for jtag_csr_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
30992 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T3 |
13 |
auto[1] |
9713 |
1 |
|
|
T4 |
90 |
|
T5 |
24 |
|
T6 |
8 |
Summary for Variable kmac_fsm_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for kmac_fsm_backdoor_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
39509 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T3 |
13 |
auto[1] |
1196 |
1 |
|
|
T16 |
6 |
|
T19 |
1 |
|
T4 |
2 |
Summary for Variable lc_fsm_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for lc_fsm_backdoor_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
39635 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T3 |
12 |
auto[1] |
1070 |
1 |
|
|
T3 |
1 |
|
T16 |
5 |
|
T19 |
1 |
Summary for Variable otp_lc_data_i_valid_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for otp_lc_data_i_valid_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
39566 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T3 |
13 |
auto[1] |
1139 |
1 |
|
|
T16 |
8 |
|
T19 |
1 |
|
T5 |
1 |
Summary for Variable otp_partition_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for otp_partition_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
39319 |
1 |
|
|
T1 |
58 |
|
T2 |
61 |
|
T3 |
13 |
auto[1] |
1386 |
1 |
|
|
T1 |
10 |
|
T11 |
11 |
|
T18 |
10 |
Summary for Variable otp_prog_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for otp_prog_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
39288 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T3 |
13 |
auto[1] |
1417 |
1 |
|
|
T15 |
20 |
|
T4 |
4 |
|
T65 |
11 |
Summary for Variable otp_rma_token_valid_mubi_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for otp_rma_token_valid_mubi_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
39956 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T3 |
13 |
auto[1] |
749 |
1 |
|
|
T13 |
10 |
|
T51 |
17 |
|
T54 |
22 |
Summary for Variable otp_secrets_valid_mubi_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for otp_secrets_valid_mubi_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
39948 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T3 |
13 |
auto[1] |
757 |
1 |
|
|
T13 |
14 |
|
T51 |
11 |
|
T54 |
14 |
Summary for Variable otp_test_tokens_valid_mubi_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for otp_test_tokens_valid_mubi_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
39964 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T3 |
13 |
auto[1] |
741 |
1 |
|
|
T13 |
9 |
|
T51 |
12 |
|
T54 |
8 |
Summary for Variable post_trans_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for post_trans_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
38719 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T11 |
78 |
auto[1] |
1986 |
1 |
|
|
T3 |
13 |
|
T19 |
13 |
|
T4 |
23 |
Summary for Variable security_escalation_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for security_escalation_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
36936 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T3 |
13 |
auto[1] |
3769 |
1 |
|
|
T12 |
94 |
|
T49 |
69 |
|
T81 |
63 |
Summary for Variable state_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for state_backdoor_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
39597 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T3 |
13 |
auto[1] |
1108 |
1 |
|
|
T19 |
1 |
|
T4 |
1 |
|
T5 |
1 |
Summary for Variable state_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for state_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
39587 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T3 |
12 |
auto[1] |
1118 |
1 |
|
|
T3 |
1 |
|
T16 |
9 |
|
T19 |
1 |
Summary for Variable state_illegal_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for state_illegal_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
39559 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T3 |
12 |
auto[1] |
1146 |
1 |
|
|
T3 |
1 |
|
T16 |
4 |
|
T27 |
6 |
Summary for Variable token_invalid_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for token_invalid_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
39320 |
1 |
|
|
T1 |
59 |
|
T2 |
61 |
|
T3 |
13 |
auto[1] |
1385 |
1 |
|
|
T1 |
9 |
|
T11 |
9 |
|
T18 |
17 |
Summary for Variable token_mismatch_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for token_mismatch_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
35712 |
1 |
|
|
T1 |
57 |
|
T2 |
61 |
|
T3 |
13 |
auto[1] |
4993 |
1 |
|
|
T1 |
11 |
|
T11 |
10 |
|
T18 |
12 |
Summary for Variable token_mux_ctrl_redun_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for token_mux_ctrl_redun_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
36780 |
1 |
|
|
T1 |
68 |
|
T3 |
13 |
|
T11 |
78 |
auto[1] |
3925 |
1 |
|
|
T2 |
61 |
|
T60 |
67 |
|
T66 |
61 |
Summary for Variable token_mux_digest_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
1 |
1 |
50.00 |
Automatically Generated Bins for token_mux_digest_err_cp
Uncovered bins
NAME | COUNT | AT LEAST | NUMBER | STATUS |
[auto[1]] |
0 |
1 |
1 |
|
Covered bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
40705 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T3 |
13 |
Summary for Variable token_response_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for token_response_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
39373 |
1 |
|
|
T1 |
61 |
|
T2 |
61 |
|
T3 |
13 |
auto[1] |
1332 |
1 |
|
|
T1 |
7 |
|
T11 |
10 |
|
T18 |
11 |
Summary for Variable transition_count_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for transition_count_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
39349 |
1 |
|
|
T1 |
64 |
|
T2 |
61 |
|
T3 |
13 |
auto[1] |
1356 |
1 |
|
|
T1 |
4 |
|
T11 |
8 |
|
T18 |
5 |
Summary for Variable transition_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for transition_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
39282 |
1 |
|
|
T1 |
56 |
|
T2 |
61 |
|
T3 |
13 |
auto[1] |
1423 |
1 |
|
|
T1 |
12 |
|
T11 |
9 |
|
T18 |
7 |
Summary for Cross post_trans_err_inj_xp
Samples crossed: post_trans_err_cp err_inj_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for post_trans_err_inj_xp
Bins
post_trans_err_cp | err_inj_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
err_inj |
36644 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T11 |
78 |
auto[0] |
no_err_inj |
2075 |
1 |
|
|
T4 |
10 |
|
T5 |
13 |
|
T6 |
8 |
auto[1] |
err_inj |
998 |
1 |
|
|
T3 |
5 |
|
T19 |
7 |
|
T4 |
9 |
auto[1] |
no_err_inj |
988 |
1 |
|
|
T3 |
8 |
|
T19 |
6 |
|
T4 |
14 |
Summary for Cross post_trans_state_err_xp
Samples crossed: post_trans_err_cp state_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for post_trans_state_err_xp
Bins
post_trans_err_cp | state_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
37725 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T11 |
78 |
auto[0] |
auto[1] |
994 |
1 |
|
|
T16 |
9 |
|
T27 |
8 |
|
T20 |
11 |
auto[1] |
auto[0] |
1862 |
1 |
|
|
T3 |
12 |
|
T19 |
12 |
|
T4 |
22 |
auto[1] |
auto[1] |
124 |
1 |
|
|
T3 |
1 |
|
T19 |
1 |
|
T4 |
1 |
Summary for Cross post_trans_lc_fsm_backdoor_err_xp
Samples crossed: post_trans_err_cp lc_fsm_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for post_trans_lc_fsm_backdoor_err_xp
Bins
post_trans_err_cp | lc_fsm_backdoor_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
37747 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T11 |
78 |
auto[0] |
auto[1] |
972 |
1 |
|
|
T16 |
5 |
|
T27 |
2 |
|
T20 |
6 |
auto[1] |
auto[0] |
1888 |
1 |
|
|
T3 |
12 |
|
T19 |
12 |
|
T4 |
21 |
auto[1] |
auto[1] |
98 |
1 |
|
|
T3 |
1 |
|
T19 |
1 |
|
T4 |
2 |
Summary for Cross post_trans_state_illegal_err_xp
Samples crossed: post_trans_err_cp state_illegal_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for post_trans_state_illegal_err_xp
Bins
post_trans_err_cp | state_illegal_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
37684 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T11 |
78 |
auto[0] |
auto[1] |
1035 |
1 |
|
|
T16 |
4 |
|
T27 |
6 |
|
T20 |
9 |
auto[1] |
auto[0] |
1875 |
1 |
|
|
T3 |
12 |
|
T19 |
13 |
|
T4 |
23 |
auto[1] |
auto[1] |
111 |
1 |
|
|
T3 |
1 |
|
T22 |
3 |
|
T24 |
2 |
Summary for Cross post_trans_count_err_xp
Samples crossed: post_trans_err_cp count_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for post_trans_count_err_xp
Bins
post_trans_err_cp | count_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
37622 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T11 |
78 |
auto[0] |
auto[1] |
1097 |
1 |
|
|
T16 |
5 |
|
T27 |
8 |
|
T20 |
15 |
auto[1] |
auto[0] |
1887 |
1 |
|
|
T3 |
12 |
|
T19 |
12 |
|
T4 |
23 |
auto[1] |
auto[1] |
99 |
1 |
|
|
T3 |
1 |
|
T19 |
1 |
|
T5 |
2 |
Summary for Cross post_trans_count_illegal_err_xp
Samples crossed: post_trans_err_cp count_illegal_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for post_trans_count_illegal_err_xp
Bins
post_trans_err_cp | count_illegal_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
37664 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T11 |
78 |
auto[0] |
auto[1] |
1055 |
1 |
|
|
T16 |
9 |
|
T27 |
9 |
|
T20 |
6 |
auto[1] |
auto[0] |
1901 |
1 |
|
|
T3 |
12 |
|
T19 |
12 |
|
T4 |
22 |
auto[1] |
auto[1] |
85 |
1 |
|
|
T3 |
1 |
|
T19 |
1 |
|
T4 |
1 |
Summary for Cross post_trans_count_backdoor_err_xp
Samples crossed: post_trans_err_cp count_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for post_trans_count_backdoor_err_xp
Bins
post_trans_err_cp | count_backdoor_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
37639 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T11 |
78 |
auto[0] |
auto[1] |
1080 |
1 |
|
|
T16 |
10 |
|
T27 |
8 |
|
T20 |
12 |
auto[1] |
auto[0] |
1867 |
1 |
|
|
T3 |
13 |
|
T19 |
13 |
|
T4 |
21 |
auto[1] |
auto[1] |
119 |
1 |
|
|
T4 |
2 |
|
T5 |
2 |
|
T22 |
5 |
Summary for Cross jtag_clk_byp_error_rsp_xp
Samples crossed: jtag_csr_cp clk_byp_error_rsp_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_clk_byp_error_rsp_xp
Bins
jtag_csr_cp | clk_byp_error_rsp_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
30146 |
1 |
|
|
T1 |
64 |
|
T2 |
61 |
|
T3 |
13 |
auto[0] |
auto[1] |
846 |
1 |
|
|
T1 |
4 |
|
T11 |
15 |
|
T18 |
11 |
auto[1] |
auto[0] |
9238 |
1 |
|
|
T4 |
80 |
|
T5 |
24 |
|
T6 |
8 |
auto[1] |
auto[1] |
475 |
1 |
|
|
T4 |
10 |
|
T102 |
15 |
|
T103 |
11 |
Summary for Cross jtag_flash_rma_error_rsp_xp
Samples crossed: jtag_csr_cp flash_rma_error_rsp_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_flash_rma_error_rsp_xp
Bins
jtag_csr_cp | flash_rma_error_rsp_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
30128 |
1 |
|
|
T1 |
57 |
|
T2 |
61 |
|
T3 |
13 |
auto[0] |
auto[1] |
864 |
1 |
|
|
T1 |
11 |
|
T11 |
6 |
|
T18 |
9 |
auto[1] |
auto[0] |
9249 |
1 |
|
|
T4 |
77 |
|
T5 |
24 |
|
T6 |
8 |
auto[1] |
auto[1] |
464 |
1 |
|
|
T4 |
13 |
|
T102 |
8 |
|
T103 |
7 |
Summary for Cross jtag_otp_prog_err_xp
Samples crossed: jtag_csr_cp otp_prog_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_otp_prog_err_xp
Bins
jtag_csr_cp | otp_prog_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
30145 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T3 |
13 |
auto[0] |
auto[1] |
847 |
1 |
|
|
T15 |
20 |
|
T65 |
11 |
|
T25 |
3 |
auto[1] |
auto[0] |
9143 |
1 |
|
|
T4 |
86 |
|
T5 |
24 |
|
T6 |
8 |
auto[1] |
auto[1] |
570 |
1 |
|
|
T4 |
4 |
|
T22 |
18 |
|
T23 |
18 |
Summary for Cross jtag_otp_partition_err_xp
Samples crossed: jtag_csr_cp otp_partition_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_otp_partition_err_xp
Bins
jtag_csr_cp | otp_partition_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
30094 |
1 |
|
|
T1 |
58 |
|
T2 |
61 |
|
T3 |
13 |
auto[0] |
auto[1] |
898 |
1 |
|
|
T1 |
10 |
|
T11 |
11 |
|
T18 |
10 |
auto[1] |
auto[0] |
9225 |
1 |
|
|
T4 |
84 |
|
T5 |
24 |
|
T6 |
8 |
auto[1] |
auto[1] |
488 |
1 |
|
|
T4 |
6 |
|
T102 |
8 |
|
T103 |
8 |
Summary for Cross jtag_token_mismatch_err_xp
Samples crossed: jtag_csr_cp token_mismatch_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_token_mismatch_err_xp
Bins
jtag_csr_cp | token_mismatch_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
26441 |
1 |
|
|
T1 |
57 |
|
T2 |
61 |
|
T3 |
13 |
auto[0] |
auto[1] |
4551 |
1 |
|
|
T1 |
11 |
|
T11 |
10 |
|
T18 |
12 |
auto[1] |
auto[0] |
9271 |
1 |
|
|
T4 |
82 |
|
T5 |
24 |
|
T6 |
8 |
auto[1] |
auto[1] |
442 |
1 |
|
|
T4 |
8 |
|
T102 |
9 |
|
T103 |
11 |
Summary for Cross jtag_state_err_xp
Samples crossed: jtag_csr_cp state_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_state_err_xp
Bins
jtag_csr_cp | state_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
30263 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T3 |
12 |
auto[0] |
auto[1] |
729 |
1 |
|
|
T3 |
1 |
|
T16 |
9 |
|
T19 |
1 |
auto[1] |
auto[0] |
9324 |
1 |
|
|
T4 |
90 |
|
T5 |
23 |
|
T6 |
8 |
auto[1] |
auto[1] |
389 |
1 |
|
|
T5 |
1 |
|
T20 |
11 |
|
T22 |
7 |
Summary for Cross jtag_state_backdoor_err_xp
Samples crossed: jtag_csr_cp state_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_state_backdoor_err_xp
Bins
jtag_csr_cp | state_backdoor_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
30314 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T3 |
13 |
auto[0] |
auto[1] |
678 |
1 |
|
|
T19 |
1 |
|
T27 |
16 |
|
T22 |
15 |
auto[1] |
auto[0] |
9283 |
1 |
|
|
T4 |
89 |
|
T5 |
23 |
|
T6 |
8 |
auto[1] |
auto[1] |
430 |
1 |
|
|
T4 |
1 |
|
T5 |
1 |
|
T20 |
10 |
Summary for Cross jtag_lc_fsm_backdoor_err_xp
Samples crossed: jtag_csr_cp lc_fsm_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_lc_fsm_backdoor_err_xp
Bins
jtag_csr_cp | lc_fsm_backdoor_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
30327 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T3 |
12 |
auto[0] |
auto[1] |
665 |
1 |
|
|
T3 |
1 |
|
T16 |
5 |
|
T19 |
1 |
auto[1] |
auto[0] |
9308 |
1 |
|
|
T4 |
88 |
|
T5 |
24 |
|
T6 |
8 |
auto[1] |
auto[1] |
405 |
1 |
|
|
T4 |
2 |
|
T20 |
6 |
|
T22 |
12 |
Summary for Cross jtag_kmac_fsm_backdoor_err_xp
Samples crossed: jtag_csr_cp kmac_fsm_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_kmac_fsm_backdoor_err_xp
Bins
jtag_csr_cp | kmac_fsm_backdoor_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
30262 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T3 |
13 |
auto[0] |
auto[1] |
730 |
1 |
|
|
T16 |
6 |
|
T19 |
1 |
|
T4 |
1 |
auto[1] |
auto[0] |
9247 |
1 |
|
|
T4 |
89 |
|
T5 |
24 |
|
T6 |
8 |
auto[1] |
auto[1] |
466 |
1 |
|
|
T4 |
1 |
|
T20 |
10 |
|
T22 |
11 |
Summary for Cross jtag_count_err_xp
Samples crossed: jtag_csr_cp count_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_count_err_xp
Bins
jtag_csr_cp | count_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
30244 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T3 |
12 |
auto[0] |
auto[1] |
748 |
1 |
|
|
T3 |
1 |
|
T16 |
5 |
|
T19 |
1 |
auto[1] |
auto[0] |
9265 |
1 |
|
|
T4 |
90 |
|
T5 |
22 |
|
T6 |
8 |
auto[1] |
auto[1] |
448 |
1 |
|
|
T5 |
2 |
|
T20 |
15 |
|
T22 |
4 |
Summary for Cross jtag_count_backdoor_err_xp
Samples crossed: jtag_csr_cp count_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_count_backdoor_err_xp
Bins
jtag_csr_cp | count_backdoor_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
30244 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T3 |
13 |
auto[0] |
auto[1] |
748 |
1 |
|
|
T16 |
10 |
|
T4 |
1 |
|
T27 |
8 |
auto[1] |
auto[0] |
9262 |
1 |
|
|
T4 |
89 |
|
T5 |
22 |
|
T6 |
8 |
auto[1] |
auto[1] |
451 |
1 |
|
|
T4 |
1 |
|
T5 |
2 |
|
T20 |
12 |
Summary for Cross jtag_transition_err_xp
Samples crossed: jtag_csr_cp transition_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_transition_err_xp
Bins
jtag_csr_cp | transition_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
30074 |
1 |
|
|
T1 |
56 |
|
T2 |
61 |
|
T3 |
13 |
auto[0] |
auto[1] |
918 |
1 |
|
|
T1 |
12 |
|
T11 |
9 |
|
T18 |
7 |
auto[1] |
auto[0] |
9208 |
1 |
|
|
T4 |
88 |
|
T5 |
24 |
|
T6 |
8 |
auto[1] |
auto[1] |
505 |
1 |
|
|
T4 |
2 |
|
T102 |
9 |
|
T103 |
14 |
Summary for Cross jtag_transition_count_err_xp
Samples crossed: jtag_csr_cp transition_count_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_transition_count_err_xp
Bins
jtag_csr_cp | transition_count_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
30121 |
1 |
|
|
T1 |
64 |
|
T2 |
61 |
|
T3 |
13 |
auto[0] |
auto[1] |
871 |
1 |
|
|
T1 |
4 |
|
T11 |
8 |
|
T18 |
5 |
auto[1] |
auto[0] |
9228 |
1 |
|
|
T4 |
82 |
|
T5 |
24 |
|
T6 |
8 |
auto[1] |
auto[1] |
485 |
1 |
|
|
T4 |
8 |
|
T102 |
18 |
|
T103 |
6 |
Summary for Cross jtag_post_trans_err_xp
Samples crossed: jtag_csr_cp post_trans_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_post_trans_err_xp
Bins
jtag_csr_cp | post_trans_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
29943 |
1 |
|
|
T1 |
68 |
|
T2 |
61 |
|
T11 |
78 |
auto[0] |
auto[1] |
1049 |
1 |
|
|
T3 |
13 |
|
T19 |
13 |
|
T4 |
10 |
auto[1] |
auto[0] |
8776 |
1 |
|
|
T4 |
77 |
|
T5 |
13 |
|
T6 |
8 |
auto[1] |
auto[1] |
937 |
1 |
|
|
T4 |
13 |
|
T5 |
11 |
|
T22 |
42 |