Go back

 LINE       1284
 EXPRESSION (addr_hit[27] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T61,T93,T94
1	0	1	Covered	T61,T93,T94
1	1	0	Covered	T61,T144
1	1	1	Covered	T1,T2,T3

 LINE       1285
 EXPRESSION (addr_hit[28] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T61,T93,T94
1	0	1	Covered	T61,T93,T94
1	1	0	Covered	T115
1	1	1	Covered	T1,T2,T3

 LINE       1286
 EXPRESSION (addr_hit[29] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T61,T93,T94
1	0	1	Covered	T61,T93,T94
1	1	0	Covered	T112,T147,T139
1	1	1	Covered	T1,T2,T3

 LINE       1287
 EXPRESSION (addr_hit[30] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T61,T93,T94
1	0	1	Covered	T61,T93,T94
1	1	0	Covered	T137
1	1	1	Covered	T1,T2,T3

 LINE       1288
 EXPRESSION (addr_hit[31] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T61,T93,T94
1	0	1	Covered	T61,T93,T94
1	1	0	Not Covered
1	1	1	Covered	T1,T2,T3

 LINE       1289
 EXPRESSION (addr_hit[32] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T61,T93,T94
1	0	1	Covered	T61,T93,T94
1	1	0	Covered	T112
1	1	1	Covered	T1,T2,T3

 LINE       1290
 EXPRESSION (addr_hit[33] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T61,T93,T94
1	0	1	Covered	T61,T93,T94
1	1	0	Covered	T148
1	1	1	Covered	T1,T2,T3

 LINE       1291
 EXPRESSION (addr_hit[34] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T61,T93,T94
1	0	1	Covered	T61,T93,T94
1	1	0	Covered	T138
1	1	1	Covered	T1,T2,T3