Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.92 97.79 95.89 93.30 97.62 98.34 99.00 96.47


Total test records in report: 1990
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html | tests28.html | tests29.html | tests30.html | tests31.html | tests32.html | tests33.html | tests34.html | tests35.html | tests36.html | tests37.html | tests38.html | tests39.html | tests40.html | tests41.html

T1585 /workspace/coverage/default/41.lc_ctrl_state_failure.3797204338 Apr 15 01:15:39 PM PDT 24 Apr 15 01:16:08 PM PDT 24 2717981653 ps
T1586 /workspace/coverage/default/40.lc_ctrl_stress_all_with_rand_reset.1547911824 Apr 15 01:10:27 PM PDT 24 Apr 15 01:15:35 PM PDT 24 15141091771 ps
T1587 /workspace/coverage/default/29.lc_ctrl_volatile_unlock_smoke.2238001944 Apr 15 01:10:11 PM PDT 24 Apr 15 01:10:13 PM PDT 24 30744771 ps
T1588 /workspace/coverage/default/9.lc_ctrl_jtag_state_post_trans.3766812246 Apr 15 01:09:19 PM PDT 24 Apr 15 01:09:36 PM PDT 24 656270797 ps
T1589 /workspace/coverage/default/29.lc_ctrl_state_failure.3388618792 Apr 15 01:14:59 PM PDT 24 Apr 15 01:15:24 PM PDT 24 241414333 ps
T1590 /workspace/coverage/default/0.lc_ctrl_jtag_access.1639072745 Apr 15 01:08:54 PM PDT 24 Apr 15 01:09:06 PM PDT 24 1343332839 ps
T1591 /workspace/coverage/default/3.lc_ctrl_prog_failure.4159852306 Apr 15 01:13:04 PM PDT 24 Apr 15 01:13:07 PM PDT 24 44277613 ps
T1592 /workspace/coverage/default/38.lc_ctrl_errors.2196064985 Apr 15 01:15:25 PM PDT 24 Apr 15 01:15:34 PM PDT 24 271674371 ps
T1593 /workspace/coverage/default/46.lc_ctrl_alert_test.452488385 Apr 15 01:15:49 PM PDT 24 Apr 15 01:15:51 PM PDT 24 56449095 ps
T1594 /workspace/coverage/default/37.lc_ctrl_security_escalation.1647155481 Apr 15 01:10:32 PM PDT 24 Apr 15 01:10:41 PM PDT 24 539823171 ps
T1595 /workspace/coverage/default/13.lc_ctrl_errors.150628079 Apr 15 01:14:02 PM PDT 24 Apr 15 01:14:20 PM PDT 24 2007182569 ps
T1596 /workspace/coverage/default/25.lc_ctrl_stress_all.268378555 Apr 15 01:10:04 PM PDT 24 Apr 15 01:11:21 PM PDT 24 11099991333 ps
T1597 /workspace/coverage/default/8.lc_ctrl_regwen_during_op.982143637 Apr 15 01:09:14 PM PDT 24 Apr 15 01:09:29 PM PDT 24 188290271 ps
T1598 /workspace/coverage/default/16.lc_ctrl_sec_token_mux.3229662249 Apr 15 01:14:16 PM PDT 24 Apr 15 01:14:29 PM PDT 24 342210718 ps
T1599 /workspace/coverage/default/30.lc_ctrl_security_escalation.4232454698 Apr 15 01:15:01 PM PDT 24 Apr 15 01:15:11 PM PDT 24 2100581273 ps
T1600 /workspace/coverage/default/35.lc_ctrl_sec_token_digest.864072579 Apr 15 01:10:25 PM PDT 24 Apr 15 01:10:38 PM PDT 24 1225985322 ps
T1601 /workspace/coverage/default/41.lc_ctrl_prog_failure.3409231192 Apr 15 01:10:32 PM PDT 24 Apr 15 01:10:36 PM PDT 24 88811401 ps
T1602 /workspace/coverage/default/6.lc_ctrl_jtag_errors.375927823 Apr 15 01:09:25 PM PDT 24 Apr 15 01:09:49 PM PDT 24 5611118738 ps
T1603 /workspace/coverage/default/10.lc_ctrl_stress_all.4266658225 Apr 15 01:13:50 PM PDT 24 Apr 15 01:14:47 PM PDT 24 2489931909 ps
T1604 /workspace/coverage/default/23.lc_ctrl_sec_token_mux.1041533489 Apr 15 01:14:43 PM PDT 24 Apr 15 01:14:55 PM PDT 24 2283847725 ps
T1605 /workspace/coverage/default/9.lc_ctrl_jtag_errors.1815418996 Apr 15 01:13:43 PM PDT 24 Apr 15 01:14:34 PM PDT 24 6198878646 ps
T1606 /workspace/coverage/default/19.lc_ctrl_stress_all.4258558905 Apr 15 01:10:02 PM PDT 24 Apr 15 01:12:54 PM PDT 24 14221357129 ps
T1607 /workspace/coverage/default/17.lc_ctrl_jtag_smoke.3429140347 Apr 15 01:09:48 PM PDT 24 Apr 15 01:09:56 PM PDT 24 411415709 ps
T1608 /workspace/coverage/default/24.lc_ctrl_errors.936146569 Apr 15 01:10:05 PM PDT 24 Apr 15 01:10:18 PM PDT 24 1238411215 ps
T1609 /workspace/coverage/default/33.lc_ctrl_prog_failure.270543042 Apr 15 01:10:16 PM PDT 24 Apr 15 01:10:18 PM PDT 24 37963472 ps
T1610 /workspace/coverage/default/49.lc_ctrl_errors.2837784526 Apr 15 01:10:59 PM PDT 24 Apr 15 01:11:08 PM PDT 24 1239122497 ps
T1611 /workspace/coverage/default/27.lc_ctrl_state_post_trans.1253207985 Apr 15 01:14:54 PM PDT 24 Apr 15 01:14:58 PM PDT 24 974967652 ps
T1612 /workspace/coverage/default/39.lc_ctrl_volatile_unlock_smoke.2123943544 Apr 15 01:15:30 PM PDT 24 Apr 15 01:15:31 PM PDT 24 24368902 ps
T1613 /workspace/coverage/default/19.lc_ctrl_smoke.1157549925 Apr 15 01:14:25 PM PDT 24 Apr 15 01:14:30 PM PDT 24 64506866 ps
T1614 /workspace/coverage/default/8.lc_ctrl_jtag_smoke.3919251388 Apr 15 01:13:49 PM PDT 24 Apr 15 01:13:53 PM PDT 24 190805182 ps
T1615 /workspace/coverage/default/0.lc_ctrl_jtag_priority.4290806635 Apr 15 01:12:44 PM PDT 24 Apr 15 01:12:50 PM PDT 24 883812185 ps
T1616 /workspace/coverage/default/20.lc_ctrl_sec_token_mux.3453572790 Apr 15 01:14:37 PM PDT 24 Apr 15 01:14:46 PM PDT 24 2307538543 ps
T1617 /workspace/coverage/default/28.lc_ctrl_sec_token_mux.1796569648 Apr 15 01:10:10 PM PDT 24 Apr 15 01:10:20 PM PDT 24 312084202 ps
T1618 /workspace/coverage/default/0.lc_ctrl_state_post_trans.3623421871 Apr 15 01:12:39 PM PDT 24 Apr 15 01:12:47 PM PDT 24 116747442 ps
T1619 /workspace/coverage/default/32.lc_ctrl_errors.3120489513 Apr 15 01:10:22 PM PDT 24 Apr 15 01:10:33 PM PDT 24 527845421 ps
T1620 /workspace/coverage/default/9.lc_ctrl_errors.3110187761 Apr 15 01:13:37 PM PDT 24 Apr 15 01:13:48 PM PDT 24 188804711 ps
T1621 /workspace/coverage/default/9.lc_ctrl_sec_token_digest.623541032 Apr 15 01:13:43 PM PDT 24 Apr 15 01:13:53 PM PDT 24 1237780613 ps
T1622 /workspace/coverage/default/1.lc_ctrl_jtag_regwen_during_op.844818874 Apr 15 01:12:48 PM PDT 24 Apr 15 01:13:00 PM PDT 24 2514506703 ps
T1623 /workspace/coverage/default/13.lc_ctrl_jtag_state_failure.3661364519 Apr 15 01:14:01 PM PDT 24 Apr 15 01:15:44 PM PDT 24 12336587839 ps
T1624 /workspace/coverage/default/33.lc_ctrl_volatile_unlock_smoke.2207531353 Apr 15 01:10:19 PM PDT 24 Apr 15 01:10:22 PM PDT 24 14518991 ps
T1625 /workspace/coverage/default/5.lc_ctrl_stress_all.1231394745 Apr 15 01:13:27 PM PDT 24 Apr 15 01:18:30 PM PDT 24 58368487980 ps
T1626 /workspace/coverage/default/29.lc_ctrl_sec_mubi.3618062102 Apr 15 01:15:01 PM PDT 24 Apr 15 01:15:15 PM PDT 24 429704859 ps
T1627 /workspace/coverage/default/40.lc_ctrl_state_post_trans.2613852773 Apr 15 01:15:34 PM PDT 24 Apr 15 01:15:41 PM PDT 24 73488267 ps
T1628 /workspace/coverage/default/13.lc_ctrl_volatile_unlock_smoke.3093444781 Apr 15 01:09:27 PM PDT 24 Apr 15 01:09:29 PM PDT 24 12625601 ps
T1629 /workspace/coverage/default/1.lc_ctrl_prog_failure.4054410680 Apr 15 01:12:44 PM PDT 24 Apr 15 01:12:47 PM PDT 24 59240051 ps
T1630 /workspace/coverage/default/29.lc_ctrl_prog_failure.1481210779 Apr 15 01:15:02 PM PDT 24 Apr 15 01:15:04 PM PDT 24 134835869 ps
T1631 /workspace/coverage/default/23.lc_ctrl_state_post_trans.3868092422 Apr 15 01:09:55 PM PDT 24 Apr 15 01:09:59 PM PDT 24 73230215 ps
T1632 /workspace/coverage/default/1.lc_ctrl_jtag_smoke.434293353 Apr 15 01:12:51 PM PDT 24 Apr 15 01:12:54 PM PDT 24 47882343 ps
T1633 /workspace/coverage/default/13.lc_ctrl_sec_token_mux.1642039895 Apr 15 01:09:36 PM PDT 24 Apr 15 01:09:55 PM PDT 24 993541104 ps
T1634 /workspace/coverage/default/7.lc_ctrl_security_escalation.384395096 Apr 15 01:13:29 PM PDT 24 Apr 15 01:13:39 PM PDT 24 1674425217 ps
T1635 /workspace/coverage/default/22.lc_ctrl_sec_mubi.1672471480 Apr 15 01:14:43 PM PDT 24 Apr 15 01:14:55 PM PDT 24 622177713 ps
T1636 /workspace/coverage/default/3.lc_ctrl_jtag_prog_failure.4070350381 Apr 15 01:13:01 PM PDT 24 Apr 15 01:13:12 PM PDT 24 298681712 ps
T1637 /workspace/coverage/default/48.lc_ctrl_jtag_access.379945213 Apr 15 01:15:51 PM PDT 24 Apr 15 01:16:03 PM PDT 24 836092240 ps
T1638 /workspace/coverage/default/3.lc_ctrl_stress_all_with_rand_reset.4155274509 Apr 15 01:13:06 PM PDT 24 Apr 15 01:29:48 PM PDT 24 72036441772 ps
T1639 /workspace/coverage/default/46.lc_ctrl_prog_failure.1352630930 Apr 15 01:10:40 PM PDT 24 Apr 15 01:10:43 PM PDT 24 50448206 ps
T1640 /workspace/coverage/default/15.lc_ctrl_errors.902271490 Apr 15 01:09:42 PM PDT 24 Apr 15 01:09:58 PM PDT 24 1406205645 ps
T213 /workspace/coverage/default/25.lc_ctrl_stress_all_with_rand_reset.3709991486 Apr 15 01:14:47 PM PDT 24 Apr 15 01:23:46 PM PDT 24 19258463472 ps
T1641 /workspace/coverage/default/34.lc_ctrl_smoke.3939982662 Apr 15 01:10:22 PM PDT 24 Apr 15 01:10:26 PM PDT 24 366027027 ps
T1642 /workspace/coverage/default/43.lc_ctrl_stress_all.4285338391 Apr 15 01:10:31 PM PDT 24 Apr 15 01:16:27 PM PDT 24 12283049378 ps
T1643 /workspace/coverage/default/41.lc_ctrl_sec_token_mux.516543841 Apr 15 01:10:33 PM PDT 24 Apr 15 01:10:40 PM PDT 24 872171945 ps
T1644 /workspace/coverage/default/2.lc_ctrl_alert_test.2045182051 Apr 15 01:13:02 PM PDT 24 Apr 15 01:13:03 PM PDT 24 101140387 ps
T1645 /workspace/coverage/default/14.lc_ctrl_jtag_smoke.3534774553 Apr 15 01:14:07 PM PDT 24 Apr 15 01:14:10 PM PDT 24 120675331 ps
T1646 /workspace/coverage/default/32.lc_ctrl_sec_token_mux.116659998 Apr 15 01:10:20 PM PDT 24 Apr 15 01:10:28 PM PDT 24 898133157 ps
T1647 /workspace/coverage/default/35.lc_ctrl_jtag_access.1862232248 Apr 15 01:10:27 PM PDT 24 Apr 15 01:10:32 PM PDT 24 1428256788 ps
T1648 /workspace/coverage/default/38.lc_ctrl_smoke.3453509192 Apr 15 01:15:26 PM PDT 24 Apr 15 01:15:28 PM PDT 24 72691587 ps
T1649 /workspace/coverage/default/47.lc_ctrl_jtag_access.534631137 Apr 15 01:10:57 PM PDT 24 Apr 15 01:11:08 PM PDT 24 2277892493 ps
T1650 /workspace/coverage/default/2.lc_ctrl_state_post_trans.2834216281 Apr 15 01:09:14 PM PDT 24 Apr 15 01:09:22 PM PDT 24 111600606 ps
T1651 /workspace/coverage/default/34.lc_ctrl_stress_all.1780263133 Apr 15 01:10:26 PM PDT 24 Apr 15 01:12:41 PM PDT 24 9336527674 ps
T1652 /workspace/coverage/default/15.lc_ctrl_state_failure.2331585446 Apr 15 01:09:36 PM PDT 24 Apr 15 01:10:07 PM PDT 24 1241421121 ps
T1653 /workspace/coverage/default/43.lc_ctrl_security_escalation.986709568 Apr 15 01:10:58 PM PDT 24 Apr 15 01:11:12 PM PDT 24 331356620 ps
T1654 /workspace/coverage/default/30.lc_ctrl_state_failure.497446058 Apr 15 01:10:19 PM PDT 24 Apr 15 01:10:43 PM PDT 24 174194097 ps
T1655 /workspace/coverage/default/18.lc_ctrl_security_escalation.2211100233 Apr 15 01:14:24 PM PDT 24 Apr 15 01:14:39 PM PDT 24 352181164 ps
T1656 /workspace/coverage/default/15.lc_ctrl_volatile_unlock_smoke.3619334508 Apr 15 01:09:53 PM PDT 24 Apr 15 01:09:55 PM PDT 24 16833097 ps
T1657 /workspace/coverage/default/33.lc_ctrl_state_post_trans.1363426686 Apr 15 01:10:26 PM PDT 24 Apr 15 01:10:36 PM PDT 24 62875380 ps
T1658 /workspace/coverage/default/33.lc_ctrl_prog_failure.3634710933 Apr 15 01:15:07 PM PDT 24 Apr 15 01:15:11 PM PDT 24 73680217 ps
T1659 /workspace/coverage/default/14.lc_ctrl_jtag_smoke.2700649610 Apr 15 01:09:38 PM PDT 24 Apr 15 01:09:46 PM PDT 24 316738003 ps
T1660 /workspace/coverage/default/27.lc_ctrl_state_failure.1812713683 Apr 15 01:10:10 PM PDT 24 Apr 15 01:10:35 PM PDT 24 1092663463 ps
T230 /workspace/coverage/default/32.lc_ctrl_stress_all_with_rand_reset.3811519184 Apr 15 01:15:07 PM PDT 24 Apr 15 01:23:14 PM PDT 24 133660231586 ps
T1661 /workspace/coverage/default/6.lc_ctrl_sec_mubi.1036502625 Apr 15 01:13:27 PM PDT 24 Apr 15 01:13:40 PM PDT 24 862695338 ps
T1662 /workspace/coverage/default/28.lc_ctrl_state_post_trans.2633634105 Apr 15 01:14:56 PM PDT 24 Apr 15 01:15:06 PM PDT 24 77795839 ps
T1663 /workspace/coverage/default/3.lc_ctrl_sec_mubi.2182120401 Apr 15 01:13:08 PM PDT 24 Apr 15 01:13:18 PM PDT 24 2687822033 ps
T1664 /workspace/coverage/default/6.lc_ctrl_stress_all.1598003835 Apr 15 01:09:19 PM PDT 24 Apr 15 01:09:41 PM PDT 24 725997334 ps
T1665 /workspace/coverage/default/21.lc_ctrl_state_post_trans.860201710 Apr 15 01:09:51 PM PDT 24 Apr 15 01:10:03 PM PDT 24 110171750 ps
T1666 /workspace/coverage/default/23.lc_ctrl_prog_failure.2481061255 Apr 15 01:14:52 PM PDT 24 Apr 15 01:14:57 PM PDT 24 72667709 ps
T1667 /workspace/coverage/default/32.lc_ctrl_prog_failure.2951411399 Apr 15 01:10:15 PM PDT 24 Apr 15 01:10:19 PM PDT 24 323576364 ps
T1668 /workspace/coverage/default/44.lc_ctrl_jtag_access.1875276242 Apr 15 01:15:44 PM PDT 24 Apr 15 01:15:47 PM PDT 24 33393771 ps
T1669 /workspace/coverage/default/42.lc_ctrl_smoke.3952591936 Apr 15 01:15:37 PM PDT 24 Apr 15 01:15:40 PM PDT 24 28810660 ps
T1670 /workspace/coverage/default/8.lc_ctrl_smoke.3577359018 Apr 15 01:13:37 PM PDT 24 Apr 15 01:13:40 PM PDT 24 38201756 ps
T1671 /workspace/coverage/default/44.lc_ctrl_volatile_unlock_smoke.1514810449 Apr 15 01:15:45 PM PDT 24 Apr 15 01:15:47 PM PDT 24 47021726 ps
T1672 /workspace/coverage/default/11.lc_ctrl_stress_all.695301086 Apr 15 01:13:53 PM PDT 24 Apr 15 01:14:13 PM PDT 24 4367518660 ps
T1673 /workspace/coverage/default/28.lc_ctrl_smoke.2035772024 Apr 15 01:14:55 PM PDT 24 Apr 15 01:14:59 PM PDT 24 682158905 ps
T1674 /workspace/coverage/default/8.lc_ctrl_sec_token_mux.300876149 Apr 15 01:09:26 PM PDT 24 Apr 15 01:09:40 PM PDT 24 351174092 ps
T1675 /workspace/coverage/default/12.lc_ctrl_volatile_unlock_smoke.1049421213 Apr 15 01:13:52 PM PDT 24 Apr 15 01:13:53 PM PDT 24 34219644 ps
T1676 /workspace/coverage/default/1.lc_ctrl_sec_token_digest.4009076067 Apr 15 01:09:09 PM PDT 24 Apr 15 01:09:29 PM PDT 24 4247196354 ps
T1677 /workspace/coverage/default/31.lc_ctrl_security_escalation.3646780731 Apr 15 01:15:09 PM PDT 24 Apr 15 01:15:21 PM PDT 24 273687000 ps
T1678 /workspace/coverage/default/8.lc_ctrl_jtag_state_post_trans.43409485 Apr 15 01:09:26 PM PDT 24 Apr 15 01:09:38 PM PDT 24 1707632275 ps
T1679 /workspace/coverage/default/10.lc_ctrl_volatile_unlock_smoke.1217693380 Apr 15 01:13:43 PM PDT 24 Apr 15 01:13:45 PM PDT 24 23401349 ps
T1680 /workspace/coverage/default/32.lc_ctrl_sec_token_digest.1214062313 Apr 15 01:10:29 PM PDT 24 Apr 15 01:10:39 PM PDT 24 899541299 ps
T1681 /workspace/coverage/default/13.lc_ctrl_sec_mubi.3744632512 Apr 15 01:14:06 PM PDT 24 Apr 15 01:14:26 PM PDT 24 817383833 ps
T1682 /workspace/coverage/default/7.lc_ctrl_jtag_prog_failure.1675994890 Apr 15 01:13:33 PM PDT 24 Apr 15 01:13:38 PM PDT 24 1039667059 ps
T1683 /workspace/coverage/default/8.lc_ctrl_jtag_errors.807031619 Apr 15 01:09:27 PM PDT 24 Apr 15 01:11:24 PM PDT 24 46928200864 ps
T1684 /workspace/coverage/default/46.lc_ctrl_state_post_trans.187089079 Apr 15 01:10:38 PM PDT 24 Apr 15 01:10:47 PM PDT 24 54080289 ps
T1685 /workspace/coverage/default/19.lc_ctrl_jtag_smoke.3514379384 Apr 15 01:09:57 PM PDT 24 Apr 15 01:10:00 PM PDT 24 370729043 ps
T1686 /workspace/coverage/default/47.lc_ctrl_sec_token_digest.963665449 Apr 15 01:15:55 PM PDT 24 Apr 15 01:16:06 PM PDT 24 1018584443 ps
T1687 /workspace/coverage/default/31.lc_ctrl_sec_token_mux.3641239685 Apr 15 01:10:19 PM PDT 24 Apr 15 01:10:29 PM PDT 24 371038326 ps
T1688 /workspace/coverage/default/33.lc_ctrl_jtag_access.3848250467 Apr 15 01:10:23 PM PDT 24 Apr 15 01:10:28 PM PDT 24 517610572 ps
T1689 /workspace/coverage/default/43.lc_ctrl_prog_failure.1622138002 Apr 15 01:15:41 PM PDT 24 Apr 15 01:15:46 PM PDT 24 339008895 ps
T1690 /workspace/coverage/default/1.lc_ctrl_volatile_unlock_smoke.1188579804 Apr 15 01:09:13 PM PDT 24 Apr 15 01:09:15 PM PDT 24 17791931 ps
T1691 /workspace/coverage/default/38.lc_ctrl_jtag_access.522835612 Apr 15 01:15:25 PM PDT 24 Apr 15 01:15:28 PM PDT 24 121580229 ps
T1692 /workspace/coverage/default/31.lc_ctrl_errors.2600654225 Apr 15 01:10:16 PM PDT 24 Apr 15 01:10:27 PM PDT 24 824539621 ps
T1693 /workspace/coverage/default/47.lc_ctrl_volatile_unlock_smoke.343754795 Apr 15 01:10:44 PM PDT 24 Apr 15 01:10:45 PM PDT 24 42726774 ps
T1694 /workspace/coverage/default/35.lc_ctrl_errors.2389527312 Apr 15 01:10:26 PM PDT 24 Apr 15 01:10:40 PM PDT 24 527648236 ps
T1695 /workspace/coverage/default/7.lc_ctrl_alert_test.3531157162 Apr 15 01:09:15 PM PDT 24 Apr 15 01:09:17 PM PDT 24 90116270 ps
T1696 /workspace/coverage/default/24.lc_ctrl_sec_mubi.3926734654 Apr 15 01:10:05 PM PDT 24 Apr 15 01:10:17 PM PDT 24 2406238971 ps
T1697 /workspace/coverage/default/5.lc_ctrl_sec_token_digest.2342186907 Apr 15 01:09:16 PM PDT 24 Apr 15 01:09:24 PM PDT 24 579163851 ps
T1698 /workspace/coverage/default/4.lc_ctrl_jtag_regwen_during_op.712312394 Apr 15 01:09:07 PM PDT 24 Apr 15 01:09:47 PM PDT 24 2808360997 ps
T1699 /workspace/coverage/default/37.lc_ctrl_prog_failure.2075334779 Apr 15 01:10:28 PM PDT 24 Apr 15 01:10:32 PM PDT 24 28206775 ps
T1700 /workspace/coverage/default/30.lc_ctrl_smoke.2925493503 Apr 15 01:15:01 PM PDT 24 Apr 15 01:15:04 PM PDT 24 61111282 ps
T1701 /workspace/coverage/default/26.lc_ctrl_errors.3270831469 Apr 15 01:10:03 PM PDT 24 Apr 15 01:10:14 PM PDT 24 355913818 ps
T1702 /workspace/coverage/default/2.lc_ctrl_volatile_unlock_smoke.300974407 Apr 15 01:09:13 PM PDT 24 Apr 15 01:09:15 PM PDT 24 13443609 ps
T159 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_hw_reset.882956314 Apr 15 12:28:44 PM PDT 24 Apr 15 12:28:46 PM PDT 24 13127067 ps
T143 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_mem_rw_with_rand_reset.696299212 Apr 15 12:28:04 PM PDT 24 Apr 15 12:28:07 PM PDT 24 63656534 ps
T200 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_alert_test.976311424 Apr 15 12:27:30 PM PDT 24 Apr 15 12:27:32 PM PDT 24 126942623 ps
T160 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_mem_rw_with_rand_reset.1585532789 Apr 15 12:28:14 PM PDT 24 Apr 15 12:28:16 PM PDT 24 35260484 ps
T198 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_hw_reset.3269471853 Apr 15 12:28:49 PM PDT 24 Apr 15 12:28:52 PM PDT 24 263090098 ps
T144 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_errors.3497411091 Apr 15 12:27:41 PM PDT 24 Apr 15 12:27:45 PM PDT 24 167582312 ps
T150 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_same_csr_outstanding.4108098037 Apr 15 12:28:47 PM PDT 24 Apr 15 12:28:49 PM PDT 24 99834827 ps
T151 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_rw.4116173153 Apr 15 12:29:05 PM PDT 24 Apr 15 12:29:08 PM PDT 24 91362187 ps
T1703 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_hw_reset.4030790185 Apr 15 12:28:42 PM PDT 24 Apr 15 12:28:43 PM PDT 24 53349385 ps
T195 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_aliasing.2372747103 Apr 15 12:28:51 PM PDT 24 Apr 15 12:28:57 PM PDT 24 356863281 ps
T148 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_intg_err.2050341027 Apr 15 12:27:51 PM PDT 24 Apr 15 12:27:54 PM PDT 24 138236151 ps
T266 /workspace/coverage/cover_reg_top/2.lc_ctrl_same_csr_outstanding.6493724 Apr 15 12:28:45 PM PDT 24 Apr 15 12:28:46 PM PDT 24 101771245 ps
T147 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_intg_err.1321912523 Apr 15 12:28:55 PM PDT 24 Apr 15 12:28:57 PM PDT 24 291088949 ps
T199 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_rw.1134264545 Apr 15 12:27:25 PM PDT 24 Apr 15 12:27:27 PM PDT 24 160084194 ps
T1704 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_alert_test.3207305003 Apr 15 12:27:30 PM PDT 24 Apr 15 12:27:31 PM PDT 24 39893648 ps
T1705 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_alert_test.4101321502 Apr 15 12:28:51 PM PDT 24 Apr 15 12:28:53 PM PDT 24 68073902 ps
T252 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_rw.3705835910 Apr 15 12:29:08 PM PDT 24 Apr 15 12:29:10 PM PDT 24 27300022 ps
T196 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.282092553 Apr 15 12:27:44 PM PDT 24 Apr 15 12:27:49 PM PDT 24 197651644 ps
T267 /workspace/coverage/cover_reg_top/8.lc_ctrl_same_csr_outstanding.965198180 Apr 15 12:28:53 PM PDT 24 Apr 15 12:28:55 PM PDT 24 18241047 ps
T268 /workspace/coverage/cover_reg_top/17.lc_ctrl_same_csr_outstanding.3589648385 Apr 15 12:28:03 PM PDT 24 Apr 15 12:28:05 PM PDT 24 27436875 ps
T197 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_hw_reset.50031191 Apr 15 12:28:44 PM PDT 24 Apr 15 12:28:46 PM PDT 24 46916371 ps
T1706 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_bit_bash.2687856374 Apr 15 12:27:30 PM PDT 24 Apr 15 12:27:33 PM PDT 24 46717194 ps
T253 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_rw.3268498414 Apr 15 12:28:07 PM PDT 24 Apr 15 12:28:09 PM PDT 24 22944361 ps
T1707 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_alert_test.3262437225 Apr 15 12:28:52 PM PDT 24 Apr 15 12:28:54 PM PDT 24 36994072 ps
T1708 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_bit_bash.2312455564 Apr 15 12:27:28 PM PDT 24 Apr 15 12:27:43 PM PDT 24 1271650594 ps
T1709 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_bit_bash.2396577415 Apr 15 12:27:29 PM PDT 24 Apr 15 12:27:41 PM PDT 24 472543315 ps
T269 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_same_csr_outstanding.978892624 Apr 15 12:28:52 PM PDT 24 Apr 15 12:28:54 PM PDT 24 46977367 ps
T1710 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_rw.2349025058 Apr 15 12:28:39 PM PDT 24 Apr 15 12:28:41 PM PDT 24 107218155 ps
T145 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_intg_err.1566225356 Apr 15 12:29:18 PM PDT 24 Apr 15 12:29:22 PM PDT 24 393259706 ps
T149 /workspace/coverage/cover_reg_top/7.lc_ctrl_csr_mem_rw_with_rand_reset.647184447 Apr 15 12:27:51 PM PDT 24 Apr 15 12:27:53 PM PDT 24 32634954 ps
T282 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_mem_rw_with_rand_reset.1223120711 Apr 15 12:28:01 PM PDT 24 Apr 15 12:28:03 PM PDT 24 32853596 ps
T1711 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_aliasing.2448219800 Apr 15 12:28:47 PM PDT 24 Apr 15 12:29:12 PM PDT 24 1188731139 ps
T1712 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_hw_reset.2866873367 Apr 15 12:27:48 PM PDT 24 Apr 15 12:27:51 PM PDT 24 79570511 ps
T146 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_intg_err.1984127062 Apr 15 12:27:30 PM PDT 24 Apr 15 12:27:33 PM PDT 24 274937914 ps
T1713 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_mem_rw_with_rand_reset.3601737142 Apr 15 12:28:54 PM PDT 24 Apr 15 12:28:56 PM PDT 24 43351196 ps
T194 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_intg_err.4086518413 Apr 15 12:29:05 PM PDT 24 Apr 15 12:29:10 PM PDT 24 55751425 ps
T270 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_same_csr_outstanding.2703122236 Apr 15 12:27:43 PM PDT 24 Apr 15 12:27:45 PM PDT 24 28642836 ps
T1714 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_hw_reset.1543009457 Apr 15 12:28:49 PM PDT 24 Apr 15 12:28:51 PM PDT 24 135476405 ps
T1715 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_mem_rw_with_rand_reset.2943729815 Apr 15 12:28:50 PM PDT 24 Apr 15 12:28:52 PM PDT 24 26042926 ps
T1716 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_hw_reset.2958049259 Apr 15 12:30:03 PM PDT 24 Apr 15 12:30:10 PM PDT 24 146857209 ps
T1717 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_aliasing.3975015063 Apr 15 12:27:26 PM PDT 24 Apr 15 12:27:28 PM PDT 24 227699316 ps
T156 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_mem_rw_with_rand_reset.1887072308 Apr 15 12:29:00 PM PDT 24 Apr 15 12:29:03 PM PDT 24 31896114 ps
T1718 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_alert_test.3307722429 Apr 15 12:28:43 PM PDT 24 Apr 15 12:28:45 PM PDT 24 95309887 ps
T163 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_intg_err.1001636756 Apr 15 12:29:03 PM PDT 24 Apr 15 12:29:09 PM PDT 24 224689724 ps
T1719 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_mem_rw_with_rand_reset.2715237709 Apr 15 12:27:34 PM PDT 24 Apr 15 12:27:36 PM PDT 24 87599254 ps
T1720 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_alert_test.384775061 Apr 15 12:28:44 PM PDT 24 Apr 15 12:28:45 PM PDT 24 65854950 ps
T254 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_aliasing.4132932556 Apr 15 12:27:30 PM PDT 24 Apr 15 12:27:32 PM PDT 24 114452362 ps
T271 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_same_csr_outstanding.1668585790 Apr 15 12:28:39 PM PDT 24 Apr 15 12:28:41 PM PDT 24 75658026 ps
T157 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_errors.3608610470 Apr 15 12:29:05 PM PDT 24 Apr 15 12:29:11 PM PDT 24 1858114574 ps
T272 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_same_csr_outstanding.3936490051 Apr 15 12:28:47 PM PDT 24 Apr 15 12:28:49 PM PDT 24 97942706 ps
T1721 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_hw_reset.1703173575 Apr 15 12:28:48 PM PDT 24 Apr 15 12:28:50 PM PDT 24 18291293 ps
T1722 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_aliasing.998376126 Apr 15 12:27:23 PM PDT 24 Apr 15 12:27:38 PM PDT 24 1208857413 ps
T273 /workspace/coverage/cover_reg_top/9.lc_ctrl_same_csr_outstanding.1426683095 Apr 15 12:28:53 PM PDT 24 Apr 15 12:28:55 PM PDT 24 109811180 ps
T173 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_mem_rw_with_rand_reset.1152344953 Apr 15 12:28:50 PM PDT 24 Apr 15 12:28:52 PM PDT 24 29271567 ps
T182 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_intg_err.1986819530 Apr 15 12:28:50 PM PDT 24 Apr 15 12:28:53 PM PDT 24 41907859 ps
T1723 /workspace/coverage/cover_reg_top/14.lc_ctrl_same_csr_outstanding.1430712165 Apr 15 12:29:00 PM PDT 24 Apr 15 12:29:02 PM PDT 24 16655158 ps
T1724 /workspace/coverage/cover_reg_top/18.lc_ctrl_same_csr_outstanding.2410791430 Apr 15 12:29:11 PM PDT 24 Apr 15 12:29:14 PM PDT 24 37106658 ps
T161 /workspace/coverage/cover_reg_top/9.lc_ctrl_tl_intg_err.111102521 Apr 15 12:27:57 PM PDT 24 Apr 15 12:28:01 PM PDT 24 73400522 ps
T1725 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_bit_bash.2611755811 Apr 15 12:27:30 PM PDT 24 Apr 15 12:27:32 PM PDT 24 99025276 ps
T1726 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_rw.193020843 Apr 15 12:28:44 PM PDT 24 Apr 15 12:28:45 PM PDT 24 12094574 ps
T1727 /workspace/coverage/cover_reg_top/0.lc_ctrl_same_csr_outstanding.1300976757 Apr 15 12:28:36 PM PDT 24 Apr 15 12:28:38 PM PDT 24 71452580 ps
T1728 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_same_csr_outstanding.1451700505 Apr 15 12:28:40 PM PDT 24 Apr 15 12:28:42 PM PDT 24 29147910 ps
T1729 /workspace/coverage/cover_reg_top/12.lc_ctrl_csr_mem_rw_with_rand_reset.601298472 Apr 15 12:29:01 PM PDT 24 Apr 15 12:29:04 PM PDT 24 31132075 ps
T1730 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_bit_bash.2562537905 Apr 15 12:27:28 PM PDT 24 Apr 15 12:27:32 PM PDT 24 1264185247 ps
T1731 /workspace/coverage/cover_reg_top/1.lc_ctrl_same_csr_outstanding.1638721307 Apr 15 12:28:37 PM PDT 24 Apr 15 12:28:39 PM PDT 24 150780229 ps
T1732 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_rw.502258967 Apr 15 12:27:31 PM PDT 24 Apr 15 12:27:33 PM PDT 24 153138223 ps
T152 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_errors.2605853863 Apr 15 12:28:38 PM PDT 24 Apr 15 12:28:42 PM PDT 24 73124190 ps
T162 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_errors.300017827 Apr 15 12:28:06 PM PDT 24 Apr 15 12:28:10 PM PDT 24 339655001 ps
T158 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_mem_rw_with_rand_reset.1633621683 Apr 15 12:28:59 PM PDT 24 Apr 15 12:29:01 PM PDT 24 85602432 ps
T168 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_errors.1664760406 Apr 15 12:27:29 PM PDT 24 Apr 15 12:27:32 PM PDT 24 85578150 ps
T1733 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_bit_bash.2901049073 Apr 15 12:27:34 PM PDT 24 Apr 15 12:27:38 PM PDT 24 1415797541 ps
T255 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_rw.2504716947 Apr 15 12:27:35 PM PDT 24 Apr 15 12:27:36 PM PDT 24 37411149 ps
T1734 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_mem_rw_with_rand_reset.3086122168 Apr 15 12:28:54 PM PDT 24 Apr 15 12:28:56 PM PDT 24 53812162 ps
T153 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_errors.2508877965 Apr 15 12:28:48 PM PDT 24 Apr 15 12:28:51 PM PDT 24 31441588 ps
T1735 /workspace/coverage/cover_reg_top/11.lc_ctrl_same_csr_outstanding.2336722486 Apr 15 12:29:02 PM PDT 24 Apr 15 12:29:05 PM PDT 24 39032752 ps
T1736 /workspace/coverage/cover_reg_top/5.lc_ctrl_same_csr_outstanding.3634136271 Apr 15 12:28:44 PM PDT 24 Apr 15 12:28:46 PM PDT 24 20536781 ps
T1737 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_hw_reset.2713099294 Apr 15 12:28:45 PM PDT 24 Apr 15 12:28:49 PM PDT 24 454490272 ps
T283 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_intg_err.1195736937 Apr 15 12:29:03 PM PDT 24 Apr 15 12:29:07 PM PDT 24 123460921 ps
T1738 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_bit_bash.4213479759 Apr 15 12:27:42 PM PDT 24 Apr 15 12:27:44 PM PDT 24 31924387 ps
T1739 /workspace/coverage/cover_reg_top/16.lc_ctrl_same_csr_outstanding.2341152790 Apr 15 12:29:04 PM PDT 24 Apr 15 12:29:07 PM PDT 24 56100750 ps
T1740 /workspace/coverage/cover_reg_top/6.lc_ctrl_same_csr_outstanding.1393148019 Apr 15 12:27:47 PM PDT 24 Apr 15 12:27:49 PM PDT 24 72760667 ps
T1741 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2654349136 Apr 15 12:28:54 PM PDT 24 Apr 15 12:28:58 PM PDT 24 86163676 ps
T1742 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_same_csr_outstanding.3926711578 Apr 15 12:27:26 PM PDT 24 Apr 15 12:27:28 PM PDT 24 96088240 ps
T256 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_rw.3943398061 Apr 15 12:29:03 PM PDT 24 Apr 15 12:29:06 PM PDT 24 88876338 ps
T1743 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_aliasing.1596890280 Apr 15 12:27:28 PM PDT 24 Apr 15 12:27:33 PM PDT 24 1850010193 ps
T1744 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_same_csr_outstanding.1400562848 Apr 15 12:27:28 PM PDT 24 Apr 15 12:27:30 PM PDT 24 69123217 ps
T1745 /workspace/coverage/cover_reg_top/9.lc_ctrl_same_csr_outstanding.2619159360 Apr 15 12:28:00 PM PDT 24 Apr 15 12:28:02 PM PDT 24 81068114 ps
T1746 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.610433848 Apr 15 12:28:54 PM PDT 24 Apr 15 12:28:57 PM PDT 24 197626131 ps
T1747 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_rw.1243733922 Apr 15 12:27:55 PM PDT 24 Apr 15 12:27:57 PM PDT 24 108577647 ps
T1748 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_bit_bash.2227784064 Apr 15 12:28:48 PM PDT 24 Apr 15 12:29:24 PM PDT 24 6910078550 ps
T1749 /workspace/coverage/cover_reg_top/2.lc_ctrl_same_csr_outstanding.3162098076 Apr 15 12:27:32 PM PDT 24 Apr 15 12:27:34 PM PDT 24 24056932 ps
T164 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_intg_err.2648259369 Apr 15 12:28:42 PM PDT 24 Apr 15 12:28:47 PM PDT 24 106977980 ps
T1750 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_bit_bash.1663089559 Apr 15 12:27:31 PM PDT 24 Apr 15 12:27:56 PM PDT 24 1211541816 ps
T1751 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_bit_bash.3826837834 Apr 15 12:28:34 PM PDT 24 Apr 15 12:28:36 PM PDT 24 92033350 ps
T1752 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_rw.4202539452 Apr 15 12:29:01 PM PDT 24 Apr 15 12:29:04 PM PDT 24 44682197 ps
T1753 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_rw.657201508 Apr 15 12:27:37 PM PDT 24 Apr 15 12:27:40 PM PDT 24 38492804 ps
T1754 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_mem_rw_with_rand_reset.4117332732 Apr 15 12:28:03 PM PDT 24 Apr 15 12:28:05 PM PDT 24 60941964 ps
T1755 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_aliasing.844246016 Apr 15 12:28:35 PM PDT 24 Apr 15 12:28:40 PM PDT 24 1077138129 ps
T1756 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_rw.1405140454 Apr 15 12:27:43 PM PDT 24 Apr 15 12:27:45 PM PDT 24 14914025 ps
T169 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_intg_err.1999124549 Apr 15 12:28:02 PM PDT 24 Apr 15 12:28:07 PM PDT 24 457393655 ps
T257 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_rw.1161181839 Apr 15 12:27:45 PM PDT 24 Apr 15 12:27:47 PM PDT 24 44674433 ps
T1757 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_rw.2351245894 Apr 15 12:28:54 PM PDT 24 Apr 15 12:28:57 PM PDT 24 57281957 ps
T1758 /workspace/coverage/cover_reg_top/15.lc_ctrl_same_csr_outstanding.1355322636 Apr 15 12:28:02 PM PDT 24 Apr 15 12:28:04 PM PDT 24 52902979 ps
T1759 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_same_csr_outstanding.3811491548 Apr 15 12:28:53 PM PDT 24 Apr 15 12:28:55 PM PDT 24 170686592 ps
T1760 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_errors.1171416469 Apr 15 12:27:35 PM PDT 24 Apr 15 12:27:39 PM PDT 24 38167587 ps
T1761 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_hw_reset.3362123572 Apr 15 12:27:33 PM PDT 24 Apr 15 12:27:38 PM PDT 24 502848915 ps
T1762 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_aliasing.494724741 Apr 15 12:27:35 PM PDT 24 Apr 15 12:27:37 PM PDT 24 84306540 ps
T1763 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1120866496 Apr 15 12:28:39 PM PDT 24 Apr 15 12:28:42 PM PDT 24 174506808 ps
T174 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_intg_err.1452897189 Apr 15 12:29:04 PM PDT 24 Apr 15 12:29:08 PM PDT 24 109293918 ps
T1764 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_bit_bash.2815779019 Apr 15 12:28:44 PM PDT 24 Apr 15 12:29:02 PM PDT 24 812517940 ps
T1765 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_rw.81352699 Apr 15 12:28:51 PM PDT 24 Apr 15 12:28:53 PM PDT 24 13940807 ps
T183 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_intg_err.2100855297 Apr 15 12:28:02 PM PDT 24 Apr 15 12:28:06 PM PDT 24 226286135 ps
T1766 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_bit_bash.225071878 Apr 15 12:27:58 PM PDT 24 Apr 15 12:28:15 PM PDT 24 738411336 ps
T180 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_intg_err.880833965 Apr 15 12:29:46 PM PDT 24 Apr 15 12:29:50 PM PDT 24 68355897 ps
T1767 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_alert_test.1218289262 Apr 15 12:27:38 PM PDT 24 Apr 15 12:27:40 PM PDT 24 87856031 ps
T258 /workspace/coverage/cover_reg_top/8.lc_ctrl_csr_rw.2473953776 Apr 15 12:28:53 PM PDT 24 Apr 15 12:28:55 PM PDT 24 25529293 ps
T1768 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_alert_test.961400912 Apr 15 12:28:54 PM PDT 24 Apr 15 12:28:58 PM PDT 24 551468151 ps
T1769 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_same_csr_outstanding.3367972693 Apr 15 12:28:51 PM PDT 24 Apr 15 12:28:53 PM PDT 24 20804766 ps
T1770 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1302113324 Apr 15 12:27:33 PM PDT 24 Apr 15 12:27:36 PM PDT 24 88541942 ps
T259 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_hw_reset.4204538938 Apr 15 12:27:30 PM PDT 24 Apr 15 12:27:31 PM PDT 24 25460971 ps
T1771 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_mem_rw_with_rand_reset.2641965026 Apr 15 12:27:29 PM PDT 24 Apr 15 12:27:31 PM PDT 24 20930290 ps
T1772 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3362087040 Apr 15 12:28:43 PM PDT 24 Apr 15 12:28:49 PM PDT 24 301913087 ps
T1773 /workspace/coverage/cover_reg_top/3.lc_ctrl_same_csr_outstanding.2604371363 Apr 15 12:28:43 PM PDT 24 Apr 15 12:28:45 PM PDT 24 20385733 ps
T260 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_rw.3430835567 Apr 15 12:28:41 PM PDT 24 Apr 15 12:28:42 PM PDT 24 13878636 ps
T262 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_rw.1137363989 Apr 15 12:28:14 PM PDT 24 Apr 15 12:28:16 PM PDT 24 119878254 ps
T263 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_rw.574151017 Apr 15 12:28:34 PM PDT 24 Apr 15 12:28:36 PM PDT 24 12870844 ps
T1774 /workspace/coverage/cover_reg_top/4.lc_ctrl_same_csr_outstanding.681053043 Apr 15 12:28:47 PM PDT 24 Apr 15 12:28:49 PM PDT 24 50315164 ps
T264 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_aliasing.2789725308 Apr 15 12:27:29 PM PDT 24 Apr 15 12:27:31 PM PDT 24 19985505 ps
T1775 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_aliasing.3260142491 Apr 15 12:27:34 PM PDT 24 Apr 15 12:27:38 PM PDT 24 859678361 ps
T1776 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_mem_rw_with_rand_reset.978107605 Apr 15 12:28:08 PM PDT 24 Apr 15 12:28:10 PM PDT 24 51134278 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%