Group : alert_esc_agent_pkg::alert_esc_trans_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : alert_esc_agent_pkg::alert_esc_trans_cg
SCOREINSTANCESWEIGHTGOALAT LEASTPER INSTANCEAUTO BIN MAXPRINT MISSING
50.00 50.00 1 100 1 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_alert_esc_agent_0/alert_esc_agent_cov.sv

2 Instances:
NAMESCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
alert_esc_agent_pkg.m_esc_trans_cg 50.00 1 100 1 64 64
alert_esc_agent_pkg.m_esc_trans_cg_(1) 50.00 1 100 1 64 64




Group Instance : alert_esc_agent_pkg.m_esc_trans_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
50.00 1 100 1 64 64




Summary for Group Instance alert_esc_agent_pkg.m_esc_trans_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 2 1 1 50.00


Variables for Group Instance alert_esc_agent_pkg.m_esc_trans_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_handshake_complete 2 1 1 50.00 100 1 1 0



Group Instance : alert_esc_agent_pkg.m_esc_trans_cg_(1)
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
50.00 1 100 1 64 64




Summary for Group Instance alert_esc_agent_pkg.m_esc_trans_cg_(1)

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 2 1 1 50.00


Variables for Group Instance alert_esc_agent_pkg.m_esc_trans_cg_(1)
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_handshake_complete 2 1 1 50.00 100 1 1 0


Summary for Variable cp_handshake_complete

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 1 1 50.00


User Defined Bins for cp_handshake_complete

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
ping_trans 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
alert_esc_trans 10540 1 T1 2 T2 2 T3 7


Summary for Variable cp_handshake_complete

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 2 1 1 50.00


User Defined Bins for cp_handshake_complete

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
ping_trans 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
alert_esc_trans 10440 1 T1 2 T2 8 T3 11

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%