Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.79 97.82 95.38 93.31 97.62 98.52 98.76 96.11


Total test records in report: 1001
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html
T817 /workspace/coverage/default/21.lc_ctrl_smoke.2993828985 May 09 01:43:00 PM PDT 24 May 09 01:43:03 PM PDT 24 24770536 ps
T818 /workspace/coverage/default/14.lc_ctrl_alert_test.3751211373 May 09 01:43:02 PM PDT 24 May 09 01:43:06 PM PDT 24 183206619 ps
T819 /workspace/coverage/default/25.lc_ctrl_stress_all.3118969120 May 09 01:43:08 PM PDT 24 May 09 01:46:19 PM PDT 24 7636415708 ps
T820 /workspace/coverage/default/19.lc_ctrl_sec_token_mux.2797275233 May 09 01:42:56 PM PDT 24 May 09 01:43:06 PM PDT 24 286839218 ps
T821 /workspace/coverage/default/9.lc_ctrl_smoke.1136258112 May 09 01:42:27 PM PDT 24 May 09 01:42:31 PM PDT 24 56281175 ps
T822 /workspace/coverage/default/6.lc_ctrl_regwen_during_op.1072550118 May 09 01:42:20 PM PDT 24 May 09 01:42:43 PM PDT 24 488248740 ps
T823 /workspace/coverage/default/3.lc_ctrl_state_post_trans.1958138813 May 09 01:42:08 PM PDT 24 May 09 01:42:16 PM PDT 24 104004610 ps
T824 /workspace/coverage/default/10.lc_ctrl_alert_test.2677148658 May 09 01:42:47 PM PDT 24 May 09 01:42:50 PM PDT 24 15212040 ps
T825 /workspace/coverage/default/2.lc_ctrl_prog_failure.523227289 May 09 01:42:04 PM PDT 24 May 09 01:42:08 PM PDT 24 107187819 ps
T826 /workspace/coverage/default/14.lc_ctrl_jtag_errors.1309232265 May 09 01:42:52 PM PDT 24 May 09 01:43:17 PM PDT 24 7969868211 ps
T827 /workspace/coverage/default/1.lc_ctrl_claim_transition_if.1735467980 May 09 01:42:02 PM PDT 24 May 09 01:42:03 PM PDT 24 21103015 ps
T82 /workspace/coverage/default/21.lc_ctrl_stress_all.207654169 May 09 01:43:00 PM PDT 24 May 09 01:44:29 PM PDT 24 9715136870 ps
T828 /workspace/coverage/default/5.lc_ctrl_jtag_priority.27648462 May 09 01:42:19 PM PDT 24 May 09 01:42:54 PM PDT 24 3608867320 ps
T829 /workspace/coverage/default/16.lc_ctrl_security_escalation.1429660398 May 09 01:42:39 PM PDT 24 May 09 01:42:50 PM PDT 24 1029878590 ps
T830 /workspace/coverage/default/31.lc_ctrl_volatile_unlock_smoke.4036699958 May 09 01:43:10 PM PDT 24 May 09 01:43:13 PM PDT 24 11573228 ps
T831 /workspace/coverage/default/13.lc_ctrl_security_escalation.623023802 May 09 01:42:28 PM PDT 24 May 09 01:42:37 PM PDT 24 309087836 ps
T832 /workspace/coverage/default/24.lc_ctrl_sec_token_mux.3369273415 May 09 01:43:05 PM PDT 24 May 09 01:43:23 PM PDT 24 3228245293 ps
T833 /workspace/coverage/default/37.lc_ctrl_volatile_unlock_smoke.3570505928 May 09 01:43:28 PM PDT 24 May 09 01:43:30 PM PDT 24 16046808 ps
T83 /workspace/coverage/default/9.lc_ctrl_jtag_smoke.2249957714 May 09 01:42:28 PM PDT 24 May 09 01:42:34 PM PDT 24 796691009 ps
T834 /workspace/coverage/default/14.lc_ctrl_jtag_prog_failure.205959636 May 09 01:42:46 PM PDT 24 May 09 01:42:56 PM PDT 24 943441371 ps
T835 /workspace/coverage/default/35.lc_ctrl_state_post_trans.1857984959 May 09 01:43:28 PM PDT 24 May 09 01:43:35 PM PDT 24 309575714 ps
T836 /workspace/coverage/default/43.lc_ctrl_state_post_trans.351182551 May 09 01:43:34 PM PDT 24 May 09 01:43:40 PM PDT 24 97290810 ps
T837 /workspace/coverage/default/1.lc_ctrl_jtag_state_post_trans.2062383319 May 09 01:41:57 PM PDT 24 May 09 01:42:12 PM PDT 24 646467074 ps
T838 /workspace/coverage/default/24.lc_ctrl_security_escalation.645172997 May 09 01:43:15 PM PDT 24 May 09 01:43:27 PM PDT 24 4253148281 ps
T839 /workspace/coverage/default/0.lc_ctrl_alert_test.2058513631 May 09 01:42:12 PM PDT 24 May 09 01:42:15 PM PDT 24 18372201 ps
T840 /workspace/coverage/default/2.lc_ctrl_sec_token_mux.3033264373 May 09 01:42:11 PM PDT 24 May 09 01:42:24 PM PDT 24 1135799066 ps
T841 /workspace/coverage/default/25.lc_ctrl_state_failure.452668877 May 09 01:43:06 PM PDT 24 May 09 01:43:31 PM PDT 24 225221758 ps
T842 /workspace/coverage/default/43.lc_ctrl_sec_mubi.1321418717 May 09 01:43:38 PM PDT 24 May 09 01:43:48 PM PDT 24 937142111 ps
T843 /workspace/coverage/default/30.lc_ctrl_state_failure.2562122965 May 09 01:43:15 PM PDT 24 May 09 01:43:36 PM PDT 24 188723129 ps
T844 /workspace/coverage/default/44.lc_ctrl_sec_token_digest.1375148347 May 09 01:43:51 PM PDT 24 May 09 01:44:05 PM PDT 24 2558732617 ps
T845 /workspace/coverage/default/12.lc_ctrl_volatile_unlock_smoke.1462447832 May 09 01:42:30 PM PDT 24 May 09 01:42:32 PM PDT 24 67194809 ps
T846 /workspace/coverage/default/21.lc_ctrl_jtag_access.3406775258 May 09 01:43:00 PM PDT 24 May 09 01:43:08 PM PDT 24 1899885809 ps
T847 /workspace/coverage/default/9.lc_ctrl_sec_token_digest.3631460654 May 09 01:42:43 PM PDT 24 May 09 01:43:02 PM PDT 24 926105041 ps
T848 /workspace/coverage/default/23.lc_ctrl_sec_mubi.2745284601 May 09 01:43:02 PM PDT 24 May 09 01:43:15 PM PDT 24 546053887 ps
T849 /workspace/coverage/default/17.lc_ctrl_security_escalation.2990807842 May 09 01:42:47 PM PDT 24 May 09 01:43:04 PM PDT 24 412078180 ps
T850 /workspace/coverage/default/1.lc_ctrl_jtag_regwen_during_op.5285300 May 09 01:41:55 PM PDT 24 May 09 01:42:06 PM PDT 24 5904856711 ps
T851 /workspace/coverage/default/42.lc_ctrl_alert_test.1209240156 May 09 01:43:54 PM PDT 24 May 09 01:43:56 PM PDT 24 37585495 ps
T852 /workspace/coverage/default/10.lc_ctrl_jtag_smoke.810886078 May 09 01:42:40 PM PDT 24 May 09 01:42:47 PM PDT 24 750772920 ps
T853 /workspace/coverage/default/7.lc_ctrl_jtag_priority.1652094896 May 09 01:42:15 PM PDT 24 May 09 01:42:39 PM PDT 24 2014200987 ps
T854 /workspace/coverage/default/33.lc_ctrl_sec_mubi.4003193017 May 09 01:43:19 PM PDT 24 May 09 01:43:34 PM PDT 24 1382042414 ps
T115 /workspace/coverage/default/20.lc_ctrl_stress_all_with_rand_reset.2900351882 May 09 01:42:52 PM PDT 24 May 09 01:53:11 PM PDT 24 74537046598 ps
T182 /workspace/coverage/default/36.lc_ctrl_prog_failure.187633538 May 09 01:43:37 PM PDT 24 May 09 01:43:41 PM PDT 24 69090627 ps
T183 /workspace/coverage/default/17.lc_ctrl_alert_test.977368023 May 09 01:42:59 PM PDT 24 May 09 01:43:02 PM PDT 24 31605427 ps
T184 /workspace/coverage/default/5.lc_ctrl_jtag_errors.3015954388 May 09 01:42:19 PM PDT 24 May 09 01:43:07 PM PDT 24 9240203866 ps
T185 /workspace/coverage/default/41.lc_ctrl_stress_all.839159955 May 09 01:43:47 PM PDT 24 May 09 01:45:36 PM PDT 24 5214456364 ps
T186 /workspace/coverage/default/30.lc_ctrl_jtag_access.1499792948 May 09 01:43:12 PM PDT 24 May 09 01:43:17 PM PDT 24 198556248 ps
T187 /workspace/coverage/default/32.lc_ctrl_stress_all.2336662975 May 09 01:43:14 PM PDT 24 May 09 01:46:59 PM PDT 24 21323651307 ps
T188 /workspace/coverage/default/7.lc_ctrl_sec_mubi.3211173291 May 09 01:42:26 PM PDT 24 May 09 01:42:43 PM PDT 24 460261698 ps
T189 /workspace/coverage/default/2.lc_ctrl_regwen_during_op.1055672240 May 09 01:42:03 PM PDT 24 May 09 01:42:18 PM PDT 24 259344067 ps
T190 /workspace/coverage/default/18.lc_ctrl_jtag_prog_failure.3366625346 May 09 01:42:47 PM PDT 24 May 09 01:43:12 PM PDT 24 3594328782 ps
T855 /workspace/coverage/default/15.lc_ctrl_jtag_access.4035565556 May 09 01:42:42 PM PDT 24 May 09 01:42:47 PM PDT 24 531632322 ps
T856 /workspace/coverage/default/15.lc_ctrl_sec_token_mux.510948993 May 09 01:42:51 PM PDT 24 May 09 01:43:02 PM PDT 24 234054290 ps
T857 /workspace/coverage/default/19.lc_ctrl_security_escalation.737675972 May 09 01:42:55 PM PDT 24 May 09 01:43:07 PM PDT 24 1504746821 ps
T858 /workspace/coverage/default/46.lc_ctrl_volatile_unlock_smoke.3147298769 May 09 01:43:47 PM PDT 24 May 09 01:43:49 PM PDT 24 33748463 ps
T859 /workspace/coverage/default/2.lc_ctrl_security_escalation.4256558865 May 09 01:42:01 PM PDT 24 May 09 01:42:11 PM PDT 24 620169782 ps
T860 /workspace/coverage/default/46.lc_ctrl_alert_test.832168888 May 09 01:44:02 PM PDT 24 May 09 01:44:05 PM PDT 24 29695782 ps
T861 /workspace/coverage/default/12.lc_ctrl_security_escalation.595620477 May 09 01:42:51 PM PDT 24 May 09 01:43:02 PM PDT 24 926017048 ps
T862 /workspace/coverage/default/30.lc_ctrl_prog_failure.2350640251 May 09 01:43:21 PM PDT 24 May 09 01:43:26 PM PDT 24 26070516 ps
T863 /workspace/coverage/default/21.lc_ctrl_volatile_unlock_smoke.3857493584 May 09 01:42:53 PM PDT 24 May 09 01:42:57 PM PDT 24 30548320 ps
T864 /workspace/coverage/default/8.lc_ctrl_state_post_trans.3111984620 May 09 01:42:25 PM PDT 24 May 09 01:42:35 PM PDT 24 53523288 ps
T865 /workspace/coverage/default/12.lc_ctrl_sec_token_digest.3410056528 May 09 01:42:37 PM PDT 24 May 09 01:42:52 PM PDT 24 747559284 ps
T866 /workspace/coverage/default/0.lc_ctrl_state_post_trans.3384199665 May 09 01:42:11 PM PDT 24 May 09 01:42:20 PM PDT 24 74230523 ps
T84 /workspace/coverage/default/42.lc_ctrl_stress_all.1956529044 May 09 01:43:51 PM PDT 24 May 09 01:45:18 PM PDT 24 5554275102 ps
T867 /workspace/coverage/default/9.lc_ctrl_stress_all.3889029365 May 09 01:42:27 PM PDT 24 May 09 01:45:34 PM PDT 24 86071543068 ps
T868 /workspace/coverage/default/16.lc_ctrl_state_post_trans.1821093446 May 09 01:42:44 PM PDT 24 May 09 01:42:51 PM PDT 24 125077190 ps
T869 /workspace/coverage/default/0.lc_ctrl_jtag_state_post_trans.2447855890 May 09 01:42:04 PM PDT 24 May 09 01:42:19 PM PDT 24 797012885 ps
T119 /workspace/coverage/cover_reg_top/2.lc_ctrl_same_csr_outstanding.890439622 May 09 01:41:02 PM PDT 24 May 09 01:41:05 PM PDT 24 38184853 ps
T120 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_same_csr_outstanding.1444664065 May 09 01:41:04 PM PDT 24 May 09 01:41:07 PM PDT 24 20942177 ps
T121 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_rw.1669801433 May 09 01:41:17 PM PDT 24 May 09 01:41:21 PM PDT 24 51508564 ps
T142 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_same_csr_outstanding.410752929 May 09 01:41:15 PM PDT 24 May 09 01:41:18 PM PDT 24 18795956 ps
T112 /workspace/coverage/cover_reg_top/9.lc_ctrl_tl_errors.3379978462 May 09 01:41:14 PM PDT 24 May 09 01:41:19 PM PDT 24 105459376 ps
T113 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_intg_err.3003713624 May 09 01:41:14 PM PDT 24 May 09 01:41:17 PM PDT 24 741944392 ps
T114 /workspace/coverage/cover_reg_top/4.lc_ctrl_tl_intg_err.2651627474 May 09 01:41:08 PM PDT 24 May 09 01:41:12 PM PDT 24 51025296 ps
T116 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_mem_rw_with_rand_reset.3293158749 May 09 01:41:30 PM PDT 24 May 09 01:41:36 PM PDT 24 48906997 ps
T208 /workspace/coverage/cover_reg_top/12.lc_ctrl_same_csr_outstanding.3842977308 May 09 01:41:18 PM PDT 24 May 09 01:41:20 PM PDT 24 142065010 ps
T146 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_bit_bash.4258247380 May 09 01:41:02 PM PDT 24 May 09 01:41:10 PM PDT 24 477524603 ps
T209 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_same_csr_outstanding.3196696507 May 09 01:41:09 PM PDT 24 May 09 01:41:11 PM PDT 24 52281251 ps
T201 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_rw.1190376229 May 09 01:40:55 PM PDT 24 May 09 01:40:57 PM PDT 24 41712823 ps
T147 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_bit_bash.862660592 May 09 01:41:06 PM PDT 24 May 09 01:41:12 PM PDT 24 1565907558 ps
T126 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1928531052 May 09 01:41:21 PM PDT 24 May 09 01:41:24 PM PDT 24 237799860 ps
T118 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_mem_rw_with_rand_reset.265843005 May 09 01:41:10 PM PDT 24 May 09 01:41:12 PM PDT 24 22426913 ps
T122 /workspace/coverage/cover_reg_top/4.lc_ctrl_tl_errors.2480933100 May 09 01:41:17 PM PDT 24 May 09 01:41:22 PM PDT 24 250946767 ps
T157 /workspace/coverage/cover_reg_top/10.lc_ctrl_csr_rw.2032608460 May 09 01:41:31 PM PDT 24 May 09 01:41:36 PM PDT 24 19436914 ps
T870 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_hw_reset.1077652555 May 09 01:41:02 PM PDT 24 May 09 01:41:05 PM PDT 24 27278622 ps
T202 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_aliasing.282310594 May 09 01:41:15 PM PDT 24 May 09 01:41:17 PM PDT 24 62271547 ps
T145 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_aliasing.4284437455 May 09 01:41:16 PM PDT 24 May 09 01:41:20 PM PDT 24 703429801 ps
T158 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_same_csr_outstanding.2172152079 May 09 01:41:03 PM PDT 24 May 09 01:41:07 PM PDT 24 106317630 ps
T871 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_bit_bash.3442174674 May 09 01:41:02 PM PDT 24 May 09 01:41:05 PM PDT 24 71317505 ps
T872 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_rw.2593223552 May 09 01:41:32 PM PDT 24 May 09 01:41:38 PM PDT 24 181232305 ps
T873 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_bit_bash.3571043541 May 09 01:41:00 PM PDT 24 May 09 01:41:10 PM PDT 24 348756441 ps
T874 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_bit_bash.3068635156 May 09 01:41:05 PM PDT 24 May 09 01:41:23 PM PDT 24 673294233 ps
T124 /workspace/coverage/cover_reg_top/12.lc_ctrl_tl_errors.2121325137 May 09 01:41:21 PM PDT 24 May 09 01:41:24 PM PDT 24 266675792 ps
T210 /workspace/coverage/cover_reg_top/10.lc_ctrl_same_csr_outstanding.3010561096 May 09 01:41:16 PM PDT 24 May 09 01:41:19 PM PDT 24 43878725 ps
T117 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_intg_err.447932084 May 09 01:41:26 PM PDT 24 May 09 01:41:31 PM PDT 24 109046619 ps
T161 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_mem_rw_with_rand_reset.3806689262 May 09 01:41:01 PM PDT 24 May 09 01:41:03 PM PDT 24 20801418 ps
T180 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_errors.92432376 May 09 01:41:15 PM PDT 24 May 09 01:41:18 PM PDT 24 59165882 ps
T181 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_errors.2888308334 May 09 01:41:15 PM PDT 24 May 09 01:41:20 PM PDT 24 81469391 ps
T875 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_alert_test.685865583 May 09 01:41:00 PM PDT 24 May 09 01:41:03 PM PDT 24 31822502 ps
T123 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_mem_rw_with_rand_reset.1427480468 May 09 01:41:10 PM PDT 24 May 09 01:41:13 PM PDT 24 55457798 ps
T143 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_aliasing.2563238799 May 09 01:41:13 PM PDT 24 May 09 01:41:27 PM PDT 24 497628721 ps
T211 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_same_csr_outstanding.1098294381 May 09 01:41:06 PM PDT 24 May 09 01:41:08 PM PDT 24 321760393 ps
T212 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_same_csr_outstanding.1885906759 May 09 01:41:02 PM PDT 24 May 09 01:41:05 PM PDT 24 32128362 ps
T876 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_rw.3074019209 May 09 01:41:20 PM PDT 24 May 09 01:41:22 PM PDT 24 33006671 ps
T877 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_bit_bash.4049247306 May 09 01:41:05 PM PDT 24 May 09 01:41:16 PM PDT 24 1301422215 ps
T878 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_same_csr_outstanding.2637414876 May 09 01:41:23 PM PDT 24 May 09 01:41:26 PM PDT 24 88074739 ps
T203 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_rw.2198811905 May 09 01:41:29 PM PDT 24 May 09 01:41:33 PM PDT 24 123578676 ps
T128 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_errors.1445954049 May 09 01:41:31 PM PDT 24 May 09 01:41:39 PM PDT 24 191359368 ps
T879 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_errors.3459090921 May 09 01:41:06 PM PDT 24 May 09 01:41:10 PM PDT 24 88876220 ps
T204 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_aliasing.2201342123 May 09 01:41:06 PM PDT 24 May 09 01:41:09 PM PDT 24 112069142 ps
T144 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2948713205 May 09 01:41:02 PM PDT 24 May 09 01:41:08 PM PDT 24 2010042323 ps
T880 /workspace/coverage/cover_reg_top/18.lc_ctrl_same_csr_outstanding.1987627907 May 09 01:41:27 PM PDT 24 May 09 01:41:31 PM PDT 24 21739082 ps
T881 /workspace/coverage/cover_reg_top/1.lc_ctrl_same_csr_outstanding.3992830920 May 09 01:41:02 PM PDT 24 May 09 01:41:06 PM PDT 24 29541866 ps
T882 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_alert_test.380648666 May 09 01:41:07 PM PDT 24 May 09 01:41:10 PM PDT 24 77066198 ps
T883 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_aliasing.1820924257 May 09 01:41:15 PM PDT 24 May 09 01:41:25 PM PDT 24 429162695 ps
T136 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_intg_err.1407218032 May 09 01:41:22 PM PDT 24 May 09 01:41:25 PM PDT 24 49122217 ps
T884 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_mem_rw_with_rand_reset.3575881492 May 09 01:41:22 PM PDT 24 May 09 01:41:25 PM PDT 24 74863726 ps
T885 /workspace/coverage/cover_reg_top/12.lc_ctrl_csr_mem_rw_with_rand_reset.344644902 May 09 01:41:22 PM PDT 24 May 09 01:41:24 PM PDT 24 40835647 ps
T886 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_alert_test.3299150027 May 09 01:41:19 PM PDT 24 May 09 01:41:21 PM PDT 24 26898399 ps
T887 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_mem_rw_with_rand_reset.1671265459 May 09 01:41:38 PM PDT 24 May 09 01:41:43 PM PDT 24 28130783 ps
T129 /workspace/coverage/cover_reg_top/6.lc_ctrl_tl_errors.2833497575 May 09 01:41:08 PM PDT 24 May 09 01:41:14 PM PDT 24 101700987 ps
T888 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_hw_reset.2867760067 May 09 01:41:02 PM PDT 24 May 09 01:41:07 PM PDT 24 579160340 ps
T889 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_mem_rw_with_rand_reset.435713709 May 09 01:41:27 PM PDT 24 May 09 01:41:31 PM PDT 24 41363046 ps
T220 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_intg_err.1247102994 May 09 01:41:00 PM PDT 24 May 09 01:41:04 PM PDT 24 338797778 ps
T890 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_mem_rw_with_rand_reset.3006826776 May 09 01:41:21 PM PDT 24 May 09 01:41:23 PM PDT 24 32816099 ps
T891 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_aliasing.1784460750 May 09 01:41:06 PM PDT 24 May 09 01:41:18 PM PDT 24 428991247 ps
T892 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3870963743 May 09 01:41:06 PM PDT 24 May 09 01:41:11 PM PDT 24 441576234 ps
T893 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_aliasing.2927156011 May 09 01:41:21 PM PDT 24 May 09 01:41:37 PM PDT 24 8198687329 ps
T894 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_rw.1781589464 May 09 01:41:14 PM PDT 24 May 09 01:41:17 PM PDT 24 32046960 ps
T895 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_aliasing.1834520217 May 09 01:41:16 PM PDT 24 May 09 01:41:24 PM PDT 24 641117096 ps
T896 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_rw.188543593 May 09 01:41:21 PM PDT 24 May 09 01:41:23 PM PDT 24 82230050 ps
T897 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_hw_reset.808882158 May 09 01:41:09 PM PDT 24 May 09 01:41:11 PM PDT 24 66081340 ps
T132 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_mem_rw_with_rand_reset.112752703 May 09 01:41:27 PM PDT 24 May 09 01:41:32 PM PDT 24 59772903 ps
T898 /workspace/coverage/cover_reg_top/6.lc_ctrl_tl_intg_err.517132686 May 09 01:41:05 PM PDT 24 May 09 01:41:09 PM PDT 24 323871149 ps
T140 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_intg_err.886535008 May 09 01:41:42 PM PDT 24 May 09 01:41:46 PM PDT 24 261307691 ps
T899 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_errors.3908809198 May 09 01:41:02 PM PDT 24 May 09 01:41:06 PM PDT 24 83838175 ps
T135 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_intg_err.1359531441 May 09 01:41:29 PM PDT 24 May 09 01:41:35 PM PDT 24 77624350 ps
T900 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3547622420 May 09 01:41:04 PM PDT 24 May 09 01:41:08 PM PDT 24 335984131 ps
T901 /workspace/coverage/cover_reg_top/17.lc_ctrl_same_csr_outstanding.1169084016 May 09 01:41:30 PM PDT 24 May 09 01:41:36 PM PDT 24 164790143 ps
T902 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_alert_test.1976215158 May 09 01:41:02 PM PDT 24 May 09 01:41:06 PM PDT 24 290671299 ps
T205 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_hw_reset.3205479531 May 09 01:41:02 PM PDT 24 May 09 01:41:05 PM PDT 24 38323704 ps
T903 /workspace/coverage/cover_reg_top/13.lc_ctrl_same_csr_outstanding.636853562 May 09 01:41:28 PM PDT 24 May 09 01:41:32 PM PDT 24 263675429 ps
T904 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_bit_bash.3328211789 May 09 01:41:28 PM PDT 24 May 09 01:41:40 PM PDT 24 942003389 ps
T905 /workspace/coverage/cover_reg_top/6.lc_ctrl_same_csr_outstanding.3909001342 May 09 01:41:06 PM PDT 24 May 09 01:41:09 PM PDT 24 31323331 ps
T906 /workspace/coverage/cover_reg_top/16.lc_ctrl_same_csr_outstanding.1978375154 May 09 01:41:29 PM PDT 24 May 09 01:41:34 PM PDT 24 15446055 ps
T907 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_same_csr_outstanding.3298685546 May 09 01:41:22 PM PDT 24 May 09 01:41:25 PM PDT 24 41809290 ps
T908 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_bit_bash.614572226 May 09 01:40:52 PM PDT 24 May 09 01:40:56 PM PDT 24 132834979 ps
T909 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_mem_rw_with_rand_reset.3496173313 May 09 01:40:52 PM PDT 24 May 09 01:40:56 PM PDT 24 139400942 ps
T910 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1997545740 May 09 01:41:05 PM PDT 24 May 09 01:41:09 PM PDT 24 168273319 ps
T911 /workspace/coverage/cover_reg_top/8.lc_ctrl_same_csr_outstanding.3373055866 May 09 01:41:19 PM PDT 24 May 09 01:41:22 PM PDT 24 42490766 ps
T912 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_same_csr_outstanding.2629910149 May 09 01:41:03 PM PDT 24 May 09 01:41:06 PM PDT 24 52987657 ps
T913 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_aliasing.3350869115 May 09 01:41:03 PM PDT 24 May 09 01:41:06 PM PDT 24 32173926 ps
T914 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_rw.1610088172 May 09 01:40:59 PM PDT 24 May 09 01:41:01 PM PDT 24 20468830 ps
T915 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_hw_reset.2830759050 May 09 01:41:07 PM PDT 24 May 09 01:41:09 PM PDT 24 87874396 ps
T916 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_aliasing.36760081 May 09 01:41:20 PM PDT 24 May 09 01:41:37 PM PDT 24 1338665438 ps
T917 /workspace/coverage/cover_reg_top/19.lc_ctrl_same_csr_outstanding.342639083 May 09 01:41:28 PM PDT 24 May 09 01:41:32 PM PDT 24 36257123 ps
T918 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_rw.2599623732 May 09 01:41:16 PM PDT 24 May 09 01:41:19 PM PDT 24 14399259 ps
T919 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_bit_bash.4115517187 May 09 01:41:18 PM PDT 24 May 09 01:41:30 PM PDT 24 2280361776 ps
T920 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_bit_bash.2460302149 May 09 01:41:19 PM PDT 24 May 09 01:41:29 PM PDT 24 3344893881 ps
T921 /workspace/coverage/cover_reg_top/5.lc_ctrl_same_csr_outstanding.3798659110 May 09 01:41:08 PM PDT 24 May 09 01:41:11 PM PDT 24 87915852 ps
T922 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_rw.3349558264 May 09 01:41:18 PM PDT 24 May 09 01:41:20 PM PDT 24 39541577 ps
T923 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_errors.3266978825 May 09 01:41:34 PM PDT 24 May 09 01:41:40 PM PDT 24 33080453 ps
T924 /workspace/coverage/cover_reg_top/19.lc_ctrl_tl_errors.174439657 May 09 01:41:27 PM PDT 24 May 09 01:41:32 PM PDT 24 274826592 ps
T134 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_intg_err.3015463355 May 09 01:41:28 PM PDT 24 May 09 01:41:35 PM PDT 24 117195403 ps
T925 /workspace/coverage/cover_reg_top/1.lc_ctrl_tl_errors.3807355253 May 09 01:41:04 PM PDT 24 May 09 01:41:09 PM PDT 24 83170859 ps
T926 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_hw_reset.3525380567 May 09 01:41:09 PM PDT 24 May 09 01:41:12 PM PDT 24 503791871 ps
T927 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_rw.3327926331 May 09 01:41:27 PM PDT 24 May 09 01:41:29 PM PDT 24 38349438 ps
T928 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_aliasing.1711465266 May 09 01:40:52 PM PDT 24 May 09 01:40:59 PM PDT 24 3448047218 ps
T929 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_bit_bash.93646596 May 09 01:41:10 PM PDT 24 May 09 01:41:13 PM PDT 24 86925539 ps
T930 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_rw.4051416552 May 09 01:41:16 PM PDT 24 May 09 01:41:18 PM PDT 24 27551675 ps
T931 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_rw.1360210271 May 09 01:41:06 PM PDT 24 May 09 01:41:09 PM PDT 24 459687921 ps
T932 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_hw_reset.1078876115 May 09 01:40:52 PM PDT 24 May 09 01:40:59 PM PDT 24 281660641 ps
T933 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_mem_rw_with_rand_reset.2713193149 May 09 01:41:10 PM PDT 24 May 09 01:41:13 PM PDT 24 81218599 ps
T934 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.56539793 May 09 01:41:01 PM PDT 24 May 09 01:41:04 PM PDT 24 57481720 ps
T935 /workspace/coverage/cover_reg_top/9.lc_ctrl_same_csr_outstanding.4078549320 May 09 01:41:25 PM PDT 24 May 09 01:41:27 PM PDT 24 39058666 ps
T936 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_errors.904429063 May 09 01:41:01 PM PDT 24 May 09 01:41:04 PM PDT 24 79708030 ps
T937 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_errors.496726723 May 09 01:41:19 PM PDT 24 May 09 01:41:23 PM PDT 24 784248100 ps
T938 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_intg_err.3634434536 May 09 01:41:08 PM PDT 24 May 09 01:41:12 PM PDT 24 45230356 ps
T939 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_alert_test.3311809535 May 09 01:41:19 PM PDT 24 May 09 01:41:22 PM PDT 24 297241632 ps
T940 /workspace/coverage/cover_reg_top/7.lc_ctrl_csr_rw.1210426356 May 09 01:41:16 PM PDT 24 May 09 01:41:19 PM PDT 24 15216377 ps
T941 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1286279322 May 09 01:41:18 PM PDT 24 May 09 01:41:22 PM PDT 24 1135703212 ps
T942 /workspace/coverage/cover_reg_top/11.lc_ctrl_same_csr_outstanding.3573061940 May 09 01:41:14 PM PDT 24 May 09 01:41:17 PM PDT 24 39476821 ps
T943 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_errors.329538249 May 09 01:41:32 PM PDT 24 May 09 01:41:39 PM PDT 24 168269790 ps
T944 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_bit_bash.1387010163 May 09 01:41:17 PM PDT 24 May 09 01:41:27 PM PDT 24 810585967 ps
T206 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_aliasing.1971669309 May 09 01:41:02 PM PDT 24 May 09 01:41:06 PM PDT 24 126386288 ps
T141 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_intg_err.4206952985 May 09 01:41:47 PM PDT 24 May 09 01:41:50 PM PDT 24 88796944 ps
T945 /workspace/coverage/cover_reg_top/15.lc_ctrl_same_csr_outstanding.59458205 May 09 01:41:29 PM PDT 24 May 09 01:41:33 PM PDT 24 25331977 ps
T946 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_hw_reset.2391207989 May 09 01:41:16 PM PDT 24 May 09 01:41:21 PM PDT 24 220040749 ps
T947 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_alert_test.3268608459 May 09 01:41:13 PM PDT 24 May 09 01:41:17 PM PDT 24 231571269 ps
T127 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_intg_err.2022871752 May 09 01:41:21 PM PDT 24 May 09 01:41:25 PM PDT 24 282938380 ps
T948 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_hw_reset.992721748 May 09 01:41:15 PM PDT 24 May 09 01:41:17 PM PDT 24 607632613 ps
T949 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_rw.2813079757 May 09 01:41:09 PM PDT 24 May 09 01:41:11 PM PDT 24 57982113 ps
T125 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_intg_err.2816451663 May 09 01:41:26 PM PDT 24 May 09 01:41:29 PM PDT 24 66193626 ps
T950 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_rw.1295794504 May 09 01:41:38 PM PDT 24 May 09 01:41:46 PM PDT 24 28942798 ps
T951 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_alert_test.1916198631 May 09 01:41:16 PM PDT 24 May 09 01:41:19 PM PDT 24 119377802 ps
T952 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_errors.3472922984 May 09 01:41:27 PM PDT 24 May 09 01:41:32 PM PDT 24 30674379 ps
T953 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_aliasing.596962098 May 09 01:41:10 PM PDT 24 May 09 01:41:12 PM PDT 24 80174417 ps
T954 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_hw_reset.3384512710 May 09 01:41:11 PM PDT 24 May 09 01:41:13 PM PDT 24 31581062 ps
T955 /workspace/coverage/cover_reg_top/7.lc_ctrl_same_csr_outstanding.1407053807 May 09 01:41:19 PM PDT 24 May 09 01:41:22 PM PDT 24 64637455 ps
T130 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_intg_err.56150049 May 09 01:41:16 PM PDT 24 May 09 01:41:20 PM PDT 24 478607093 ps
T956 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_mem_rw_with_rand_reset.116616811 May 09 01:41:27 PM PDT 24 May 09 01:41:30 PM PDT 24 152533272 ps
T957 /workspace/coverage/cover_reg_top/12.lc_ctrl_csr_rw.1754411061 May 09 01:41:25 PM PDT 24 May 09 01:41:28 PM PDT 24 43374183 ps
T958 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_rw.1559178897 May 09 01:41:01 PM PDT 24 May 09 01:41:04 PM PDT 24 344703412 ps
T959 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_errors.1807524578 May 09 01:41:05 PM PDT 24 May 09 01:41:09 PM PDT 24 282221111 ps
T960 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_errors.2315516720 May 09 01:41:29 PM PDT 24 May 09 01:41:35 PM PDT 24 164184810 ps
T961 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_hw_reset.3769998855 May 09 01:41:08 PM PDT 24 May 09 01:41:13 PM PDT 24 631993985 ps
T962 /workspace/coverage/cover_reg_top/8.lc_ctrl_csr_mem_rw_with_rand_reset.2197045446 May 09 01:41:14 PM PDT 24 May 09 01:41:16 PM PDT 24 62862726 ps
T963 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_same_csr_outstanding.3344073 May 09 01:41:16 PM PDT 24 May 09 01:41:20 PM PDT 24 37550840 ps
T964 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_rw.2679234667 May 09 01:41:34 PM PDT 24 May 09 01:41:39 PM PDT 24 42706370 ps
T965 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_rw.455154629 May 09 01:41:34 PM PDT 24 May 09 01:41:39 PM PDT 24 113696087 ps
T137 /workspace/coverage/cover_reg_top/9.lc_ctrl_tl_intg_err.1097040450 May 09 01:41:16 PM PDT 24 May 09 01:41:21 PM PDT 24 431659206 ps
T966 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_bit_bash.93033319 May 09 01:41:03 PM PDT 24 May 09 01:41:06 PM PDT 24 178671353 ps
T967 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3878236960 May 09 01:41:27 PM PDT 24 May 09 01:41:34 PM PDT 24 285249400 ps
T968 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_rw.983520976 May 09 01:41:01 PM PDT 24 May 09 01:41:04 PM PDT 24 25251051 ps
T131 /workspace/coverage/cover_reg_top/19.lc_ctrl_tl_intg_err.3765823433 May 09 01:41:27 PM PDT 24 May 09 01:41:33 PM PDT 24 499827759 ps
T969 /workspace/coverage/cover_reg_top/14.lc_ctrl_same_csr_outstanding.1203664306 May 09 01:41:28 PM PDT 24 May 09 01:41:32 PM PDT 24 25547438 ps
T970 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_rw.4239198542 May 09 01:41:08 PM PDT 24 May 09 01:41:10 PM PDT 24 71913806 ps
T971 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_bit_bash.2631301614 May 09 01:41:01 PM PDT 24 May 09 01:41:13 PM PDT 24 952058716 ps
T972 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_rw.1951965982 May 09 01:41:22 PM PDT 24 May 09 01:41:26 PM PDT 24 210290128 ps
T973 /workspace/coverage/cover_reg_top/7.lc_ctrl_csr_mem_rw_with_rand_reset.3148264228 May 09 01:41:21 PM PDT 24 May 09 01:41:23 PM PDT 24 27607569 ps
T974 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_aliasing.2634613154 May 09 01:41:10 PM PDT 24 May 09 01:41:34 PM PDT 24 3919263965 ps
T975 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_errors.2322682894 May 09 01:41:32 PM PDT 24 May 09 01:41:39 PM PDT 24 110326748 ps
T976 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_mem_rw_with_rand_reset.1486520365 May 09 01:41:28 PM PDT 24 May 09 01:41:31 PM PDT 24 49744162 ps
T977 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_rw.3316122814 May 09 01:41:06 PM PDT 24 May 09 01:41:09 PM PDT 24 720444867 ps
T978 /workspace/coverage/cover_reg_top/4.lc_ctrl_same_csr_outstanding.973184590 May 09 01:41:10 PM PDT 24 May 09 01:41:13 PM PDT 24 76257912 ps
T133 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_intg_err.3263883109 May 09 01:41:22 PM PDT 24 May 09 01:41:26 PM PDT 24 111866078 ps
T979 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_rw.4141479287 May 09 01:41:33 PM PDT 24 May 09 01:41:38 PM PDT 24 41126971 ps
T980 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_alert_test.1212203194 May 09 01:40:51 PM PDT 24 May 09 01:40:55 PM PDT 24 120865007 ps
T981 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_bit_bash.389109472 May 09 01:41:09 PM PDT 24 May 09 01:41:12 PM PDT 24 41763409 ps
T982 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_hw_reset.1227592481 May 09 01:41:16 PM PDT 24 May 09 01:41:19 PM PDT 24 36202278 ps
T983 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_mem_rw_with_rand_reset.1442259923 May 09 01:41:26 PM PDT 24 May 09 01:41:29 PM PDT 24 24153231 ps
T984 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.183712331 May 09 01:41:25 PM PDT 24 May 09 01:41:29 PM PDT 24 731534476 ps
T985 /workspace/coverage/cover_reg_top/10.lc_ctrl_csr_mem_rw_with_rand_reset.1039824629 May 09 01:41:20 PM PDT 24 May 09 01:41:23 PM PDT 24 16926830 ps
T207 /workspace/coverage/cover_reg_top/8.lc_ctrl_csr_rw.1579949814 May 09 01:41:23 PM PDT 24 May 09 01:41:25 PM PDT 24 14702019 ps
T986 /workspace/coverage/cover_reg_top/1.lc_ctrl_tl_intg_err.3072548061 May 09 01:41:00 PM PDT 24 May 09 01:41:03 PM PDT 24 104736144 ps
T138 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_intg_err.941563920 May 09 01:41:06 PM PDT 24 May 09 01:41:11 PM PDT 24 251284446 ps
T139 /workspace/coverage/cover_reg_top/12.lc_ctrl_tl_intg_err.1923936323 May 09 01:41:22 PM PDT 24 May 09 01:41:25 PM PDT 24 68505004 ps
T987 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_hw_reset.1355640523 May 09 01:41:11 PM PDT 24 May 09 01:41:15 PM PDT 24 385720411 ps
T988 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_rw.558816037 May 09 01:41:04 PM PDT 24 May 09 01:41:07 PM PDT 24 138198493 ps
T989 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_aliasing.1127756263 May 09 01:41:16 PM PDT 24 May 09 01:41:30 PM PDT 24 1278501691 ps
T990 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_rw.2968038201 May 09 01:41:30 PM PDT 24 May 09 01:41:35 PM PDT 24 21481310 ps
T991 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1161723309 May 09 01:41:05 PM PDT 24 May 09 01:41:14 PM PDT 24 1106666372 ps
T992 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_alert_test.201582043 May 09 01:41:07 PM PDT 24 May 09 01:41:09 PM PDT 24 28488124 ps
T993 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_rw.2491518056 May 09 01:41:17 PM PDT 24 May 09 01:41:20 PM PDT 24 209143320 ps
T994 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_mem_rw_with_rand_reset.3729949333 May 09 01:41:31 PM PDT 24 May 09 01:41:37 PM PDT 24 33937722 ps
T995 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_alert_test.3807428833 May 09 01:41:02 PM PDT 24 May 09 01:41:05 PM PDT 24 571130069 ps
T996 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_hw_reset.2565825818 May 09 01:41:07 PM PDT 24 May 09 01:41:12 PM PDT 24 528285152 ps
T997 /workspace/coverage/cover_reg_top/3.lc_ctrl_same_csr_outstanding.1325492767 May 09 01:41:10 PM PDT 24 May 09 01:41:13 PM PDT 24 38365426 ps
T998 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_mem_rw_with_rand_reset.549612870 May 09 01:41:07 PM PDT 24 May 09 01:41:10 PM PDT 24 137247085 ps
T999 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_errors.2430769508 May 09 01:41:28 PM PDT 24 May 09 01:41:34 PM PDT 24 341899365 ps
T1000 /workspace/coverage/cover_reg_top/0.lc_ctrl_same_csr_outstanding.2911303768 May 09 01:40:53 PM PDT 24 May 09 01:40:56 PM PDT 24 79745826 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%