Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.21 97.82 95.47 93.34 100.00 98.52 99.00 96.29


Total test records in report: 1001
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html

T820 /workspace/coverage/default/5.lc_ctrl_volatile_unlock_smoke.433595310 Jun 10 07:26:47 PM PDT 24 Jun 10 07:26:50 PM PDT 24 93949361 ps
T821 /workspace/coverage/default/45.lc_ctrl_prog_failure.170971117 Jun 10 07:30:18 PM PDT 24 Jun 10 07:30:27 PM PDT 24 334736140 ps
T822 /workspace/coverage/default/12.lc_ctrl_jtag_access.3786838516 Jun 10 07:28:11 PM PDT 24 Jun 10 07:28:28 PM PDT 24 2434988054 ps
T823 /workspace/coverage/default/4.lc_ctrl_sec_mubi.187692068 Jun 10 07:26:49 PM PDT 24 Jun 10 07:27:02 PM PDT 24 1411353595 ps
T824 /workspace/coverage/default/14.lc_ctrl_volatile_unlock_smoke.1775856240 Jun 10 07:28:19 PM PDT 24 Jun 10 07:28:22 PM PDT 24 44362265 ps
T825 /workspace/coverage/default/12.lc_ctrl_security_escalation.1497543607 Jun 10 07:28:14 PM PDT 24 Jun 10 07:28:30 PM PDT 24 355460565 ps
T826 /workspace/coverage/default/21.lc_ctrl_smoke.3265709791 Jun 10 07:28:49 PM PDT 24 Jun 10 07:28:53 PM PDT 24 55449429 ps
T827 /workspace/coverage/default/33.lc_ctrl_alert_test.4165361101 Jun 10 07:29:43 PM PDT 24 Jun 10 07:29:47 PM PDT 24 45705686 ps
T828 /workspace/coverage/default/41.lc_ctrl_stress_all_with_rand_reset.1719210994 Jun 10 07:30:04 PM PDT 24 Jun 10 07:42:54 PM PDT 24 279792119987 ps
T829 /workspace/coverage/default/29.lc_ctrl_smoke.1978879002 Jun 10 07:29:22 PM PDT 24 Jun 10 07:29:27 PM PDT 24 31244334 ps
T830 /workspace/coverage/default/19.lc_ctrl_alert_test.2058241786 Jun 10 07:28:45 PM PDT 24 Jun 10 07:28:49 PM PDT 24 29923716 ps
T831 /workspace/coverage/default/34.lc_ctrl_sec_token_mux.1951347566 Jun 10 07:29:42 PM PDT 24 Jun 10 07:29:55 PM PDT 24 322797512 ps
T832 /workspace/coverage/default/1.lc_ctrl_stress_all.294004916 Jun 10 07:25:57 PM PDT 24 Jun 10 07:30:33 PM PDT 24 9457984498 ps
T833 /workspace/coverage/default/5.lc_ctrl_jtag_prog_failure.3440857890 Jun 10 07:26:59 PM PDT 24 Jun 10 07:27:14 PM PDT 24 1020125404 ps
T834 /workspace/coverage/default/3.lc_ctrl_regwen_during_op.4250479575 Jun 10 07:26:30 PM PDT 24 Jun 10 07:26:40 PM PDT 24 226059029 ps
T835 /workspace/coverage/default/3.lc_ctrl_sec_token_mux.1814948890 Jun 10 07:26:45 PM PDT 24 Jun 10 07:26:59 PM PDT 24 1234820991 ps
T836 /workspace/coverage/default/14.lc_ctrl_prog_failure.375552956 Jun 10 07:28:18 PM PDT 24 Jun 10 07:28:23 PM PDT 24 111392962 ps
T837 /workspace/coverage/default/39.lc_ctrl_stress_all.2513764252 Jun 10 07:30:00 PM PDT 24 Jun 10 07:33:52 PM PDT 24 11768035728 ps
T838 /workspace/coverage/default/14.lc_ctrl_state_post_trans.3758648202 Jun 10 07:28:19 PM PDT 24 Jun 10 07:28:30 PM PDT 24 141224729 ps
T839 /workspace/coverage/default/0.lc_ctrl_jtag_priority.3455123682 Jun 10 07:25:39 PM PDT 24 Jun 10 07:25:48 PM PDT 24 353612285 ps
T840 /workspace/coverage/default/40.lc_ctrl_volatile_unlock_smoke.910648037 Jun 10 07:30:03 PM PDT 24 Jun 10 07:30:11 PM PDT 24 40080329 ps
T841 /workspace/coverage/default/42.lc_ctrl_state_failure.4052234059 Jun 10 07:30:15 PM PDT 24 Jun 10 07:30:45 PM PDT 24 996295037 ps
T842 /workspace/coverage/default/19.lc_ctrl_jtag_smoke.265138214 Jun 10 07:28:51 PM PDT 24 Jun 10 07:28:55 PM PDT 24 77873102 ps
T843 /workspace/coverage/default/21.lc_ctrl_prog_failure.2433584431 Jun 10 07:28:58 PM PDT 24 Jun 10 07:29:03 PM PDT 24 75567346 ps
T844 /workspace/coverage/default/6.lc_ctrl_sec_token_digest.931101895 Jun 10 07:27:18 PM PDT 24 Jun 10 07:27:29 PM PDT 24 815856698 ps
T845 /workspace/coverage/default/13.lc_ctrl_state_post_trans.101240443 Jun 10 07:28:17 PM PDT 24 Jun 10 07:28:26 PM PDT 24 604565777 ps
T846 /workspace/coverage/default/36.lc_ctrl_prog_failure.972314230 Jun 10 07:30:08 PM PDT 24 Jun 10 07:30:16 PM PDT 24 274001175 ps
T847 /workspace/coverage/default/0.lc_ctrl_sec_token_mux.3475507296 Jun 10 07:25:45 PM PDT 24 Jun 10 07:25:54 PM PDT 24 1101051370 ps
T848 /workspace/coverage/default/25.lc_ctrl_state_post_trans.4099779624 Jun 10 07:29:08 PM PDT 24 Jun 10 07:29:14 PM PDT 24 58977744 ps
T849 /workspace/coverage/default/1.lc_ctrl_state_failure.288373898 Jun 10 07:25:39 PM PDT 24 Jun 10 07:26:09 PM PDT 24 2785275260 ps
T850 /workspace/coverage/default/44.lc_ctrl_state_post_trans.3030939308 Jun 10 07:30:14 PM PDT 24 Jun 10 07:30:28 PM PDT 24 469652742 ps
T851 /workspace/coverage/default/41.lc_ctrl_sec_token_digest.3882218708 Jun 10 07:30:04 PM PDT 24 Jun 10 07:30:20 PM PDT 24 361049324 ps
T852 /workspace/coverage/default/14.lc_ctrl_jtag_prog_failure.1164626391 Jun 10 07:28:19 PM PDT 24 Jun 10 07:28:38 PM PDT 24 556855672 ps
T853 /workspace/coverage/default/9.lc_ctrl_jtag_errors.996048968 Jun 10 07:27:49 PM PDT 24 Jun 10 07:28:28 PM PDT 24 7606467359 ps
T854 /workspace/coverage/default/23.lc_ctrl_smoke.3871330101 Jun 10 07:29:01 PM PDT 24 Jun 10 07:29:05 PM PDT 24 602270477 ps
T855 /workspace/coverage/default/37.lc_ctrl_security_escalation.664153208 Jun 10 07:30:00 PM PDT 24 Jun 10 07:30:15 PM PDT 24 2045900864 ps
T856 /workspace/coverage/default/35.lc_ctrl_jtag_access.814238364 Jun 10 07:29:42 PM PDT 24 Jun 10 07:29:57 PM PDT 24 1380876733 ps
T857 /workspace/coverage/default/41.lc_ctrl_jtag_access.2005402232 Jun 10 07:30:04 PM PDT 24 Jun 10 07:30:13 PM PDT 24 205646831 ps
T858 /workspace/coverage/default/36.lc_ctrl_jtag_access.2717870404 Jun 10 07:29:55 PM PDT 24 Jun 10 07:30:03 PM PDT 24 836082993 ps
T859 /workspace/coverage/default/26.lc_ctrl_sec_token_digest.3278681015 Jun 10 07:29:20 PM PDT 24 Jun 10 07:29:49 PM PDT 24 5417157787 ps
T860 /workspace/coverage/default/31.lc_ctrl_volatile_unlock_smoke.2570141697 Jun 10 07:29:30 PM PDT 24 Jun 10 07:29:33 PM PDT 24 157506147 ps
T98 /workspace/coverage/default/14.lc_ctrl_stress_all_with_rand_reset.2943233296 Jun 10 07:28:27 PM PDT 24 Jun 10 07:43:50 PM PDT 24 196113649859 ps
T99 /workspace/coverage/default/30.lc_ctrl_prog_failure.1083047677 Jun 10 07:29:32 PM PDT 24 Jun 10 07:29:37 PM PDT 24 170081919 ps
T100 /workspace/coverage/default/19.lc_ctrl_security_escalation.899935992 Jun 10 07:28:53 PM PDT 24 Jun 10 07:29:05 PM PDT 24 434190558 ps
T101 /workspace/coverage/default/18.lc_ctrl_jtag_smoke.2189076968 Jun 10 07:28:41 PM PDT 24 Jun 10 07:28:58 PM PDT 24 1079480964 ps
T102 /workspace/coverage/default/32.lc_ctrl_stress_all.288093312 Jun 10 07:29:44 PM PDT 24 Jun 10 07:32:29 PM PDT 24 22207736505 ps
T103 /workspace/coverage/default/4.lc_ctrl_security_escalation.1072322305 Jun 10 07:26:41 PM PDT 24 Jun 10 07:26:52 PM PDT 24 332436278 ps
T104 /workspace/coverage/default/12.lc_ctrl_alert_test.352688715 Jun 10 07:28:11 PM PDT 24 Jun 10 07:28:14 PM PDT 24 268235557 ps
T105 /workspace/coverage/default/42.lc_ctrl_alert_test.100349081 Jun 10 07:30:21 PM PDT 24 Jun 10 07:30:26 PM PDT 24 29479947 ps
T106 /workspace/coverage/default/46.lc_ctrl_sec_token_mux.3321302903 Jun 10 07:30:26 PM PDT 24 Jun 10 07:30:39 PM PDT 24 408006481 ps
T107 /workspace/coverage/default/40.lc_ctrl_prog_failure.385797947 Jun 10 07:30:01 PM PDT 24 Jun 10 07:30:08 PM PDT 24 34727714 ps
T861 /workspace/coverage/default/6.lc_ctrl_jtag_smoke.2335074814 Jun 10 07:27:10 PM PDT 24 Jun 10 07:27:20 PM PDT 24 310242767 ps
T862 /workspace/coverage/default/12.lc_ctrl_stress_all.565943201 Jun 10 07:28:11 PM PDT 24 Jun 10 07:31:39 PM PDT 24 11335606036 ps
T863 /workspace/coverage/default/13.lc_ctrl_jtag_errors.3361935450 Jun 10 07:28:18 PM PDT 24 Jun 10 07:29:43 PM PDT 24 6275103995 ps
T864 /workspace/coverage/default/21.lc_ctrl_state_post_trans.874260500 Jun 10 07:29:01 PM PDT 24 Jun 10 07:29:08 PM PDT 24 142180800 ps
T865 /workspace/coverage/default/36.lc_ctrl_sec_token_mux.1500022025 Jun 10 07:29:52 PM PDT 24 Jun 10 07:30:08 PM PDT 24 2392024725 ps
T866 /workspace/coverage/default/5.lc_ctrl_regwen_during_op.1201134424 Jun 10 07:26:47 PM PDT 24 Jun 10 07:27:03 PM PDT 24 917672903 ps
T867 /workspace/coverage/default/29.lc_ctrl_jtag_access.478307853 Jun 10 07:29:17 PM PDT 24 Jun 10 07:29:33 PM PDT 24 476716366 ps
T868 /workspace/coverage/default/9.lc_ctrl_errors.3557887710 Jun 10 07:27:38 PM PDT 24 Jun 10 07:27:50 PM PDT 24 1381590335 ps
T869 /workspace/coverage/default/43.lc_ctrl_security_escalation.4008373844 Jun 10 07:30:20 PM PDT 24 Jun 10 07:30:35 PM PDT 24 377984961 ps
T870 /workspace/coverage/default/35.lc_ctrl_security_escalation.4191425388 Jun 10 07:29:41 PM PDT 24 Jun 10 07:29:51 PM PDT 24 796492615 ps
T871 /workspace/coverage/default/36.lc_ctrl_smoke.2689147529 Jun 10 07:29:49 PM PDT 24 Jun 10 07:29:52 PM PDT 24 56255964 ps
T872 /workspace/coverage/default/8.lc_ctrl_prog_failure.3546426584 Jun 10 07:27:27 PM PDT 24 Jun 10 07:27:30 PM PDT 24 18605369 ps
T873 /workspace/coverage/default/39.lc_ctrl_prog_failure.2957929112 Jun 10 07:30:00 PM PDT 24 Jun 10 07:30:09 PM PDT 24 72535439 ps
T874 /workspace/coverage/default/4.lc_ctrl_state_failure.3550062295 Jun 10 07:26:37 PM PDT 24 Jun 10 07:27:13 PM PDT 24 1207341292 ps
T875 /workspace/coverage/default/49.lc_ctrl_security_escalation.594094850 Jun 10 07:30:43 PM PDT 24 Jun 10 07:30:55 PM PDT 24 1179441256 ps
T123 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_same_csr_outstanding.1783660789 Jun 10 07:07:49 PM PDT 24 Jun 10 07:07:50 PM PDT 24 36988554 ps
T152 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_alert_test.674470564 Jun 10 07:08:54 PM PDT 24 Jun 10 07:08:59 PM PDT 24 184457839 ps
T116 /workspace/coverage/cover_reg_top/12.lc_ctrl_tl_errors.2585974363 Jun 10 07:09:29 PM PDT 24 Jun 10 07:09:46 PM PDT 24 366710574 ps
T117 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_errors.800286238 Jun 10 07:16:19 PM PDT 24 Jun 10 07:16:28 PM PDT 24 514733368 ps
T128 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_bit_bash.1680019152 Jun 10 07:08:58 PM PDT 24 Jun 10 07:09:14 PM PDT 24 2473589777 ps
T124 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1668719750 Jun 10 07:09:06 PM PDT 24 Jun 10 07:09:12 PM PDT 24 594042089 ps
T147 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_aliasing.3402849317 Jun 10 07:08:30 PM PDT 24 Jun 10 07:08:32 PM PDT 24 167301791 ps
T148 /workspace/coverage/cover_reg_top/12.lc_ctrl_csr_mem_rw_with_rand_reset.976139297 Jun 10 07:09:33 PM PDT 24 Jun 10 07:09:54 PM PDT 24 31800541 ps
T118 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_errors.306131348 Jun 10 07:09:05 PM PDT 24 Jun 10 07:09:12 PM PDT 24 154686169 ps
T151 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_rw.1258604298 Jun 10 07:08:18 PM PDT 24 Jun 10 07:08:21 PM PDT 24 103329251 ps
T120 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_intg_err.3735904735 Jun 10 07:09:34 PM PDT 24 Jun 10 07:09:56 PM PDT 24 58489677 ps
T149 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_rw.3294236201 Jun 10 07:08:04 PM PDT 24 Jun 10 07:08:06 PM PDT 24 102928954 ps
T146 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_aliasing.3439336112 Jun 10 07:08:13 PM PDT 24 Jun 10 07:08:15 PM PDT 24 29012057 ps
T121 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_intg_err.153413767 Jun 10 07:08:48 PM PDT 24 Jun 10 07:08:52 PM PDT 24 202900475 ps
T214 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_rw.1050466097 Jun 10 07:16:17 PM PDT 24 Jun 10 07:16:20 PM PDT 24 11253624 ps
T135 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_mem_rw_with_rand_reset.1734898069 Jun 10 07:09:00 PM PDT 24 Jun 10 07:09:04 PM PDT 24 17182294 ps
T876 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_rw.2242563688 Jun 10 07:16:17 PM PDT 24 Jun 10 07:16:20 PM PDT 24 44463215 ps
T157 /workspace/coverage/cover_reg_top/6.lc_ctrl_same_csr_outstanding.1563446373 Jun 10 07:09:00 PM PDT 24 Jun 10 07:09:04 PM PDT 24 85211323 ps
T158 /workspace/coverage/cover_reg_top/2.lc_ctrl_same_csr_outstanding.874474024 Jun 10 07:08:12 PM PDT 24 Jun 10 07:08:15 PM PDT 24 46881235 ps
T215 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_same_csr_outstanding.3607664527 Jun 10 07:09:22 PM PDT 24 Jun 10 07:09:31 PM PDT 24 23788989 ps
T159 /workspace/coverage/cover_reg_top/11.lc_ctrl_same_csr_outstanding.3176940839 Jun 10 07:09:29 PM PDT 24 Jun 10 07:09:45 PM PDT 24 571747792 ps
T877 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_hw_reset.3301063951 Jun 10 07:08:02 PM PDT 24 Jun 10 07:08:05 PM PDT 24 58918071 ps
T216 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_same_csr_outstanding.2261004098 Jun 10 07:09:05 PM PDT 24 Jun 10 07:09:10 PM PDT 24 44381303 ps
T160 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_mem_rw_with_rand_reset.4105294882 Jun 10 07:08:42 PM PDT 24 Jun 10 07:08:44 PM PDT 24 24068434 ps
T122 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_intg_err.2148642205 Jun 10 07:08:11 PM PDT 24 Jun 10 07:08:14 PM PDT 24 43246681 ps
T130 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_errors.762091558 Jun 10 07:09:35 PM PDT 24 Jun 10 07:09:58 PM PDT 24 476415494 ps
T131 /workspace/coverage/cover_reg_top/6.lc_ctrl_tl_intg_err.950337615 Jun 10 07:08:54 PM PDT 24 Jun 10 07:08:59 PM PDT 24 229022506 ps
T878 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_alert_test.831540891 Jun 10 07:09:11 PM PDT 24 Jun 10 07:09:17 PM PDT 24 88082119 ps
T879 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_mem_rw_with_rand_reset.3881598152 Jun 10 07:08:28 PM PDT 24 Jun 10 07:08:30 PM PDT 24 88409544 ps
T880 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_hw_reset.1566937178 Jun 10 07:08:12 PM PDT 24 Jun 10 07:08:15 PM PDT 24 602673108 ps
T881 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_bit_bash.576787205 Jun 10 07:07:57 PM PDT 24 Jun 10 07:07:59 PM PDT 24 92486717 ps
T138 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_intg_err.1187681554 Jun 10 07:08:22 PM PDT 24 Jun 10 07:08:26 PM PDT 24 299472457 ps
T137 /workspace/coverage/cover_reg_top/19.lc_ctrl_tl_intg_err.2823889130 Jun 10 07:16:19 PM PDT 24 Jun 10 07:16:26 PM PDT 24 99100292 ps
T125 /workspace/coverage/cover_reg_top/1.lc_ctrl_tl_errors.1534493261 Jun 10 07:07:53 PM PDT 24 Jun 10 07:07:58 PM PDT 24 116899311 ps
T882 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_errors.1442501444 Jun 10 07:08:23 PM PDT 24 Jun 10 07:08:29 PM PDT 24 532437664 ps
T883 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_intg_err.2894359864 Jun 10 07:09:22 PM PDT 24 Jun 10 07:09:31 PM PDT 24 219258291 ps
T884 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_mem_rw_with_rand_reset.384407176 Jun 10 07:16:19 PM PDT 24 Jun 10 07:16:24 PM PDT 24 30616599 ps
T132 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_intg_err.1859251919 Jun 10 07:09:11 PM PDT 24 Jun 10 07:09:19 PM PDT 24 76012507 ps
T885 /workspace/coverage/cover_reg_top/10.lc_ctrl_csr_mem_rw_with_rand_reset.968736670 Jun 10 07:09:31 PM PDT 24 Jun 10 07:09:50 PM PDT 24 93423427 ps
T886 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_hw_reset.745589954 Jun 10 07:08:09 PM PDT 24 Jun 10 07:08:11 PM PDT 24 32283637 ps
T887 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_rw.599590316 Jun 10 07:09:34 PM PDT 24 Jun 10 07:09:56 PM PDT 24 57476714 ps
T201 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_rw.4209805644 Jun 10 07:09:20 PM PDT 24 Jun 10 07:09:29 PM PDT 24 18373007 ps
T217 /workspace/coverage/cover_reg_top/13.lc_ctrl_same_csr_outstanding.3594504838 Jun 10 07:09:34 PM PDT 24 Jun 10 07:09:56 PM PDT 24 23463105 ps
T888 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_rw.3073117669 Jun 10 07:08:00 PM PDT 24 Jun 10 07:08:02 PM PDT 24 23876998 ps
T150 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_aliasing.39276401 Jun 10 07:08:03 PM PDT 24 Jun 10 07:08:09 PM PDT 24 267730015 ps
T218 /workspace/coverage/cover_reg_top/9.lc_ctrl_same_csr_outstanding.661970193 Jun 10 07:09:23 PM PDT 24 Jun 10 07:09:32 PM PDT 24 90718955 ps
T889 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_rw.3966863912 Jun 10 07:09:01 PM PDT 24 Jun 10 07:09:06 PM PDT 24 261043851 ps
T890 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1220920466 Jun 10 07:08:53 PM PDT 24 Jun 10 07:08:59 PM PDT 24 139682575 ps
T219 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_same_csr_outstanding.1240394574 Jun 10 07:08:44 PM PDT 24 Jun 10 07:08:47 PM PDT 24 19501065 ps
T145 /workspace/coverage/cover_reg_top/4.lc_ctrl_tl_intg_err.1290530518 Jun 10 07:08:33 PM PDT 24 Jun 10 07:08:36 PM PDT 24 101157709 ps
T891 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_mem_rw_with_rand_reset.3418714245 Jun 10 07:08:04 PM PDT 24 Jun 10 07:08:06 PM PDT 24 33188226 ps
T892 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_bit_bash.1742218307 Jun 10 07:08:18 PM PDT 24 Jun 10 07:08:35 PM PDT 24 1935415048 ps
T893 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_mem_rw_with_rand_reset.365024600 Jun 10 07:07:42 PM PDT 24 Jun 10 07:07:45 PM PDT 24 44838321 ps
T133 /workspace/coverage/cover_reg_top/12.lc_ctrl_tl_intg_err.1625027666 Jun 10 07:09:27 PM PDT 24 Jun 10 07:09:44 PM PDT 24 422697998 ps
T894 /workspace/coverage/cover_reg_top/8.lc_ctrl_csr_rw.771638623 Jun 10 07:09:09 PM PDT 24 Jun 10 07:09:13 PM PDT 24 51037113 ps
T202 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_rw.2727086400 Jun 10 07:08:11 PM PDT 24 Jun 10 07:08:13 PM PDT 24 156706559 ps
T895 /workspace/coverage/cover_reg_top/19.lc_ctrl_same_csr_outstanding.1119386495 Jun 10 07:16:20 PM PDT 24 Jun 10 07:16:25 PM PDT 24 256486657 ps
T210 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_bit_bash.540890144 Jun 10 07:08:42 PM PDT 24 Jun 10 07:08:45 PM PDT 24 21547887 ps
T126 /workspace/coverage/cover_reg_top/4.lc_ctrl_tl_errors.3860088421 Jun 10 07:08:33 PM PDT 24 Jun 10 07:08:38 PM PDT 24 297017242 ps
T896 /workspace/coverage/cover_reg_top/3.lc_ctrl_same_csr_outstanding.3990958377 Jun 10 07:08:29 PM PDT 24 Jun 10 07:08:31 PM PDT 24 50646156 ps
T897 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_aliasing.1105578299 Jun 10 07:08:59 PM PDT 24 Jun 10 07:09:14 PM PDT 24 587203766 ps
T136 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_errors.3099243090 Jun 10 07:09:34 PM PDT 24 Jun 10 07:09:57 PM PDT 24 33282302 ps
T898 /workspace/coverage/cover_reg_top/8.lc_ctrl_same_csr_outstanding.2766883214 Jun 10 07:09:11 PM PDT 24 Jun 10 07:09:18 PM PDT 24 505478509 ps
T129 /workspace/coverage/cover_reg_top/1.lc_ctrl_tl_intg_err.1816460570 Jun 10 07:08:12 PM PDT 24 Jun 10 07:08:14 PM PDT 24 139728403 ps
T899 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_mem_rw_with_rand_reset.609398271 Jun 10 07:09:23 PM PDT 24 Jun 10 07:09:31 PM PDT 24 63402370 ps
T900 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_errors.1892989970 Jun 10 07:08:03 PM PDT 24 Jun 10 07:08:07 PM PDT 24 93731596 ps
T901 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_mem_rw_with_rand_reset.2477711370 Jun 10 07:08:49 PM PDT 24 Jun 10 07:08:52 PM PDT 24 37494657 ps
T902 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_rw.1116032569 Jun 10 07:08:35 PM PDT 24 Jun 10 07:08:38 PM PDT 24 390684557 ps
T903 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_bit_bash.3817100882 Jun 10 07:09:17 PM PDT 24 Jun 10 07:09:37 PM PDT 24 564665311 ps
T904 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1516474498 Jun 10 07:09:21 PM PDT 24 Jun 10 07:09:31 PM PDT 24 450112629 ps
T905 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_rw.989021496 Jun 10 07:08:51 PM PDT 24 Jun 10 07:08:55 PM PDT 24 205692445 ps
T906 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_bit_bash.1655306144 Jun 10 07:07:32 PM PDT 24 Jun 10 07:07:35 PM PDT 24 257111945 ps
T203 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_rw.2434606953 Jun 10 07:08:43 PM PDT 24 Jun 10 07:08:45 PM PDT 24 13215138 ps
T907 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2357038625 Jun 10 07:09:09 PM PDT 24 Jun 10 07:09:14 PM PDT 24 268699530 ps
T908 /workspace/coverage/cover_reg_top/17.lc_ctrl_same_csr_outstanding.3578126198 Jun 10 07:16:22 PM PDT 24 Jun 10 07:16:27 PM PDT 24 61360204 ps
T909 /workspace/coverage/cover_reg_top/7.lc_ctrl_same_csr_outstanding.4159771188 Jun 10 07:09:08 PM PDT 24 Jun 10 07:09:12 PM PDT 24 130311857 ps
T204 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_rw.3421705065 Jun 10 07:07:30 PM PDT 24 Jun 10 07:07:31 PM PDT 24 47255381 ps
T910 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_rw.3297220374 Jun 10 07:09:16 PM PDT 24 Jun 10 07:09:24 PM PDT 24 60918593 ps
T911 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_rw.1233698391 Jun 10 07:16:19 PM PDT 24 Jun 10 07:16:23 PM PDT 24 19846913 ps
T912 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_hw_reset.1821359776 Jun 10 07:08:41 PM PDT 24 Jun 10 07:08:44 PM PDT 24 86602960 ps
T913 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_errors.2389699558 Jun 10 07:07:29 PM PDT 24 Jun 10 07:07:33 PM PDT 24 72560183 ps
T914 /workspace/coverage/cover_reg_top/1.lc_ctrl_same_csr_outstanding.1819788987 Jun 10 07:07:57 PM PDT 24 Jun 10 07:07:59 PM PDT 24 25037908 ps
T915 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_hw_reset.3138942044 Jun 10 07:08:59 PM PDT 24 Jun 10 07:09:02 PM PDT 24 322055704 ps
T916 /workspace/coverage/cover_reg_top/12.lc_ctrl_csr_rw.2853863445 Jun 10 07:09:35 PM PDT 24 Jun 10 07:09:56 PM PDT 24 115117317 ps
T205 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_rw.3872367477 Jun 10 07:16:17 PM PDT 24 Jun 10 07:16:21 PM PDT 24 49890325 ps
T917 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_rw.420076713 Jun 10 07:09:30 PM PDT 24 Jun 10 07:09:47 PM PDT 24 45377831 ps
T918 /workspace/coverage/cover_reg_top/19.lc_ctrl_tl_errors.731993833 Jun 10 07:16:14 PM PDT 24 Jun 10 07:16:23 PM PDT 24 136508868 ps
T919 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_bit_bash.154623180 Jun 10 07:08:24 PM PDT 24 Jun 10 07:08:25 PM PDT 24 64388778 ps
T920 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_alert_test.1601001763 Jun 10 07:08:04 PM PDT 24 Jun 10 07:08:07 PM PDT 24 75476626 ps
T921 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_aliasing.3120378214 Jun 10 07:08:41 PM PDT 24 Jun 10 07:08:44 PM PDT 24 39402043 ps
T140 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_intg_err.2782504270 Jun 10 07:07:27 PM PDT 24 Jun 10 07:07:29 PM PDT 24 88145067 ps
T922 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_hw_reset.3491038137 Jun 10 07:07:19 PM PDT 24 Jun 10 07:07:22 PM PDT 24 874490586 ps
T923 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_alert_test.2421457581 Jun 10 07:09:24 PM PDT 24 Jun 10 07:09:33 PM PDT 24 102303931 ps
T924 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_rw.2804186929 Jun 10 07:08:42 PM PDT 24 Jun 10 07:08:44 PM PDT 24 152197699 ps
T925 /workspace/coverage/cover_reg_top/4.lc_ctrl_same_csr_outstanding.1288467845 Jun 10 07:08:42 PM PDT 24 Jun 10 07:08:45 PM PDT 24 89931479 ps
T926 /workspace/coverage/cover_reg_top/16.lc_ctrl_same_csr_outstanding.3936397583 Jun 10 07:16:20 PM PDT 24 Jun 10 07:16:25 PM PDT 24 135316967 ps
T206 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_rw.3845670124 Jun 10 07:08:43 PM PDT 24 Jun 10 07:08:46 PM PDT 24 51800378 ps
T927 /workspace/coverage/cover_reg_top/12.lc_ctrl_same_csr_outstanding.1008848186 Jun 10 07:09:34 PM PDT 24 Jun 10 07:09:55 PM PDT 24 143778031 ps
T928 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_aliasing.582880735 Jun 10 07:08:50 PM PDT 24 Jun 10 07:08:58 PM PDT 24 888200845 ps
T142 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_intg_err.3468563521 Jun 10 07:09:29 PM PDT 24 Jun 10 07:09:48 PM PDT 24 108326399 ps
T929 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_mem_rw_with_rand_reset.2757559421 Jun 10 07:16:19 PM PDT 24 Jun 10 07:16:23 PM PDT 24 17111540 ps
T207 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_rw.4112742406 Jun 10 07:16:18 PM PDT 24 Jun 10 07:16:22 PM PDT 24 15198812 ps
T930 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_mem_rw_with_rand_reset.2328501888 Jun 10 07:09:29 PM PDT 24 Jun 10 07:09:45 PM PDT 24 26170135 ps
T931 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_same_csr_outstanding.582579195 Jun 10 07:07:23 PM PDT 24 Jun 10 07:07:25 PM PDT 24 23069385 ps
T932 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_errors.2549960290 Jun 10 07:09:28 PM PDT 24 Jun 10 07:09:43 PM PDT 24 104884119 ps
T933 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_same_csr_outstanding.155430327 Jun 10 07:08:50 PM PDT 24 Jun 10 07:08:53 PM PDT 24 106171208 ps
T934 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_same_csr_outstanding.1634694512 Jun 10 07:08:23 PM PDT 24 Jun 10 07:08:25 PM PDT 24 65921642 ps
T935 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_hw_reset.2483429216 Jun 10 07:07:55 PM PDT 24 Jun 10 07:07:57 PM PDT 24 47847753 ps
T936 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1954104358 Jun 10 07:07:49 PM PDT 24 Jun 10 07:07:51 PM PDT 24 260507505 ps
T937 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_aliasing.1661642003 Jun 10 07:07:38 PM PDT 24 Jun 10 07:07:40 PM PDT 24 24167218 ps
T134 /workspace/coverage/cover_reg_top/9.lc_ctrl_tl_intg_err.3380361762 Jun 10 07:09:23 PM PDT 24 Jun 10 07:09:32 PM PDT 24 43465470 ps
T938 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_errors.1052252146 Jun 10 07:08:43 PM PDT 24 Jun 10 07:08:48 PM PDT 24 94155667 ps
T208 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_rw.4110642698 Jun 10 07:09:37 PM PDT 24 Jun 10 07:09:58 PM PDT 24 14654036 ps
T939 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_rw.297486577 Jun 10 07:08:24 PM PDT 24 Jun 10 07:08:25 PM PDT 24 12732473 ps
T940 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_mem_rw_with_rand_reset.2062590440 Jun 10 07:16:17 PM PDT 24 Jun 10 07:16:21 PM PDT 24 33911783 ps
T941 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_hw_reset.4230525324 Jun 10 07:08:29 PM PDT 24 Jun 10 07:08:31 PM PDT 24 410528991 ps
T942 /workspace/coverage/cover_reg_top/10.lc_ctrl_same_csr_outstanding.2315318286 Jun 10 07:09:30 PM PDT 24 Jun 10 07:09:48 PM PDT 24 20820645 ps
T943 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_mem_rw_with_rand_reset.4262391818 Jun 10 07:09:33 PM PDT 24 Jun 10 07:09:53 PM PDT 24 22586353 ps
T944 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_bit_bash.858072869 Jun 10 07:08:05 PM PDT 24 Jun 10 07:08:23 PM PDT 24 1648305633 ps
T945 /workspace/coverage/cover_reg_top/7.lc_ctrl_csr_mem_rw_with_rand_reset.3964011345 Jun 10 07:09:06 PM PDT 24 Jun 10 07:09:10 PM PDT 24 73338715 ps
T946 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_errors.3939369683 Jun 10 07:16:18 PM PDT 24 Jun 10 07:16:24 PM PDT 24 135246256 ps
T947 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_mem_rw_with_rand_reset.3206237126 Jun 10 07:16:17 PM PDT 24 Jun 10 07:16:22 PM PDT 24 100276003 ps
T948 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_same_csr_outstanding.3951119155 Jun 10 07:08:04 PM PDT 24 Jun 10 07:08:06 PM PDT 24 144750529 ps
T949 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_errors.3732792892 Jun 10 07:16:18 PM PDT 24 Jun 10 07:16:24 PM PDT 24 282904729 ps
T209 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_hw_reset.3263868485 Jun 10 07:07:27 PM PDT 24 Jun 10 07:07:29 PM PDT 24 50938715 ps
T950 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_aliasing.2288492519 Jun 10 07:09:22 PM PDT 24 Jun 10 07:09:40 PM PDT 24 1016458445 ps
T951 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_aliasing.3434570272 Jun 10 07:08:18 PM PDT 24 Jun 10 07:08:23 PM PDT 24 374384062 ps
T952 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_aliasing.3691161630 Jun 10 07:09:11 PM PDT 24 Jun 10 07:09:33 PM PDT 24 4493264760 ps
T953 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_bit_bash.522490981 Jun 10 07:09:10 PM PDT 24 Jun 10 07:09:31 PM PDT 24 3532026236 ps
T954 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_alert_test.1827864018 Jun 10 07:09:09 PM PDT 24 Jun 10 07:09:13 PM PDT 24 213354417 ps
T955 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_aliasing.2628556726 Jun 10 07:07:23 PM PDT 24 Jun 10 07:07:29 PM PDT 24 194838549 ps
T956 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2168162490 Jun 10 07:08:03 PM PDT 24 Jun 10 07:08:07 PM PDT 24 332148070 ps
T957 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3200206133 Jun 10 07:07:24 PM PDT 24 Jun 10 07:07:26 PM PDT 24 946174470 ps
T958 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_bit_bash.1192151645 Jun 10 07:07:48 PM PDT 24 Jun 10 07:07:59 PM PDT 24 2633711296 ps
T959 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_hw_reset.3367525439 Jun 10 07:08:25 PM PDT 24 Jun 10 07:08:27 PM PDT 24 17175531 ps
T960 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_mem_rw_with_rand_reset.1448220657 Jun 10 07:16:19 PM PDT 24 Jun 10 07:16:23 PM PDT 24 21726457 ps
T961 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_errors.1230954871 Jun 10 07:09:23 PM PDT 24 Jun 10 07:09:33 PM PDT 24 78457785 ps
T962 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_same_csr_outstanding.1841516599 Jun 10 07:09:11 PM PDT 24 Jun 10 07:09:18 PM PDT 24 274067570 ps
T963 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_mem_rw_with_rand_reset.1963231469 Jun 10 07:16:17 PM PDT 24 Jun 10 07:16:21 PM PDT 24 63414492 ps
T964 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_errors.408850670 Jun 10 07:09:10 PM PDT 24 Jun 10 07:09:17 PM PDT 24 209445442 ps
T965 /workspace/coverage/cover_reg_top/5.lc_ctrl_same_csr_outstanding.997047743 Jun 10 07:08:48 PM PDT 24 Jun 10 07:08:51 PM PDT 24 27501705 ps
T966 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_hw_reset.206818771 Jun 10 07:09:17 PM PDT 24 Jun 10 07:09:28 PM PDT 24 164344017 ps
T967 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_aliasing.3080175677 Jun 10 07:07:48 PM PDT 24 Jun 10 07:08:05 PM PDT 24 1231661421 ps
T968 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_alert_test.2936356276 Jun 10 07:07:53 PM PDT 24 Jun 10 07:07:55 PM PDT 24 225502959 ps
T969 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_errors.2204464535 Jun 10 07:16:20 PM PDT 24 Jun 10 07:16:27 PM PDT 24 41944528 ps
T141 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_intg_err.1229780787 Jun 10 07:16:15 PM PDT 24 Jun 10 07:16:20 PM PDT 24 285659862 ps
T211 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_rw.3100380815 Jun 10 07:09:00 PM PDT 24 Jun 10 07:09:02 PM PDT 24 46131261 ps
T212 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_aliasing.120439110 Jun 10 07:07:59 PM PDT 24 Jun 10 07:08:01 PM PDT 24 117239397 ps
T970 /workspace/coverage/cover_reg_top/6.lc_ctrl_tl_errors.2070835259 Jun 10 07:08:54 PM PDT 24 Jun 10 07:09:00 PM PDT 24 39319141 ps
T213 /workspace/coverage/cover_reg_top/7.lc_ctrl_csr_rw.2845815516 Jun 10 07:09:06 PM PDT 24 Jun 10 07:09:10 PM PDT 24 12887662 ps
T971 /workspace/coverage/cover_reg_top/8.lc_ctrl_csr_mem_rw_with_rand_reset.436049718 Jun 10 07:09:12 PM PDT 24 Jun 10 07:09:18 PM PDT 24 102329310 ps
T972 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_same_csr_outstanding.3908665518 Jun 10 07:08:33 PM PDT 24 Jun 10 07:08:34 PM PDT 24 18194778 ps
T973 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_rw.63109259 Jun 10 07:07:43 PM PDT 24 Jun 10 07:07:45 PM PDT 24 133552375 ps
T974 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_alert_test.294780175 Jun 10 07:07:23 PM PDT 24 Jun 10 07:07:25 PM PDT 24 37697102 ps
T975 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_alert_test.2660649658 Jun 10 07:08:25 PM PDT 24 Jun 10 07:08:26 PM PDT 24 97427239 ps
T976 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3029829560 Jun 10 07:08:44 PM PDT 24 Jun 10 07:08:47 PM PDT 24 49713640 ps
T977 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_hw_reset.1202444231 Jun 10 07:08:50 PM PDT 24 Jun 10 07:08:54 PM PDT 24 475116291 ps
T978 /workspace/coverage/cover_reg_top/15.lc_ctrl_same_csr_outstanding.4231750410 Jun 10 07:16:17 PM PDT 24 Jun 10 07:16:20 PM PDT 24 45666895 ps
T979 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2226981658 Jun 10 07:08:33 PM PDT 24 Jun 10 07:08:35 PM PDT 24 547886000 ps
T980 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_bit_bash.3400389990 Jun 10 07:08:32 PM PDT 24 Jun 10 07:08:54 PM PDT 24 899891836 ps
T981 /workspace/coverage/cover_reg_top/18.lc_ctrl_same_csr_outstanding.4210525691 Jun 10 07:16:18 PM PDT 24 Jun 10 07:16:22 PM PDT 24 450890380 ps
T982 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_hw_reset.3625839339 Jun 10 07:08:43 PM PDT 24 Jun 10 07:08:46 PM PDT 24 28220988 ps
T127 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_intg_err.3031688340 Jun 10 07:16:17 PM PDT 24 Jun 10 07:16:21 PM PDT 24 54264122 ps
T983 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_bit_bash.4217878779 Jun 10 07:08:11 PM PDT 24 Jun 10 07:08:13 PM PDT 24 53392981 ps
T984 /workspace/coverage/cover_reg_top/14.lc_ctrl_same_csr_outstanding.2825502502 Jun 10 07:16:19 PM PDT 24 Jun 10 07:16:25 PM PDT 24 70781657 ps
T985 /workspace/coverage/cover_reg_top/10.lc_ctrl_csr_rw.2307744191 Jun 10 07:09:28 PM PDT 24 Jun 10 07:09:42 PM PDT 24 38654639 ps
T986 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_hw_reset.2707749389 Jun 10 07:07:45 PM PDT 24 Jun 10 07:07:47 PM PDT 24 164737743 ps
T987 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_bit_bash.4190858002 Jun 10 07:08:48 PM PDT 24 Jun 10 07:09:06 PM PDT 24 11033003443 ps
T988 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_alert_test.1005349571 Jun 10 07:08:47 PM PDT 24 Jun 10 07:08:51 PM PDT 24 97195418 ps
T989 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_aliasing.3347072227 Jun 10 07:08:48 PM PDT 24 Jun 10 07:09:00 PM PDT 24 846961732 ps
T139 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_intg_err.2642840890 Jun 10 07:09:35 PM PDT 24 Jun 10 07:09:59 PM PDT 24 287995275 ps
T990 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_bit_bash.1190498220 Jun 10 07:08:43 PM PDT 24 Jun 10 07:09:24 PM PDT 24 4817649393 ps
T144 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_intg_err.1506255204 Jun 10 07:09:05 PM PDT 24 Jun 10 07:09:10 PM PDT 24 237560006 ps
T991 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_rw.1170561420 Jun 10 07:07:19 PM PDT 24 Jun 10 07:07:21 PM PDT 24 146174033 ps
T992 /workspace/coverage/cover_reg_top/0.lc_ctrl_same_csr_outstanding.1238657302 Jun 10 07:07:37 PM PDT 24 Jun 10 07:07:38 PM PDT 24 29428522 ps
T993 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_intg_err.3743667334 Jun 10 07:16:19 PM PDT 24 Jun 10 07:16:25 PM PDT 24 55260799 ps
T994 /workspace/coverage/cover_reg_top/9.lc_ctrl_tl_errors.539663575 Jun 10 07:09:22 PM PDT 24 Jun 10 07:09:30 PM PDT 24 67212141 ps
T995 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_bit_bash.3442070413 Jun 10 07:07:18 PM PDT 24 Jun 10 07:07:30 PM PDT 24 4440090261 ps
T996 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2230039254 Jun 10 07:08:24 PM PDT 24 Jun 10 07:08:27 PM PDT 24 65693674 ps
T997 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_hw_reset.386692696 Jun 10 07:09:06 PM PDT 24 Jun 10 07:09:12 PM PDT 24 134592610 ps
T998 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_aliasing.1981078614 Jun 10 07:08:34 PM PDT 24 Jun 10 07:08:49 PM PDT 24 2292731226 ps
T143 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_intg_err.2237436493 Jun 10 07:16:19 PM PDT 24 Jun 10 07:16:25 PM PDT 24 57923760 ps
T999 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_mem_rw_with_rand_reset.2376636455 Jun 10 07:08:13 PM PDT 24 Jun 10 07:08:15 PM PDT 24 76623369 ps
T1000 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_rw.1088014851 Jun 10 07:09:06 PM PDT 24 Jun 10 07:09:11 PM PDT 24 175883781 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%