Summary for Variable clk_byp_error_rsp_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for clk_byp_error_rsp_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
55883 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[1] |
2105 |
1 |
|
|
T15 |
8 |
|
T16 |
13 |
|
T17 |
9 |
Summary for Variable clk_byp_rsp_mubi_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for clk_byp_rsp_mubi_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
57346 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[1] |
642 |
1 |
|
|
T11 |
13 |
|
T47 |
18 |
|
T62 |
14 |
Summary for Variable count_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for count_backdoor_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
56017 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[1] |
1971 |
1 |
|
|
T26 |
12 |
|
T32 |
1 |
|
T33 |
14 |
Summary for Variable count_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for count_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
55822 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[1] |
2166 |
1 |
|
|
T23 |
1 |
|
T26 |
5 |
|
T32 |
1 |
Summary for Variable count_illegal_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for count_illegal_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
55817 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[1] |
2171 |
1 |
|
|
T23 |
1 |
|
T26 |
9 |
|
T32 |
1 |
Summary for Variable err_inj_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
2 |
0 |
2 |
100.00 |
User Defined Bins for err_inj_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
err_inj |
52526 |
1 |
|
|
T1 |
11 |
|
T4 |
9 |
|
T11 |
68 |
no_err_inj |
5462 |
1 |
|
|
T2 |
5 |
|
T13 |
1 |
|
T5 |
4 |
Summary for Variable flash_rma_error_rsp_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for flash_rma_error_rsp_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
55892 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[1] |
2096 |
1 |
|
|
T15 |
12 |
|
T16 |
8 |
|
T17 |
16 |
Summary for Variable flash_rma_rsp_mubi_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for flash_rma_rsp_mubi_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
57348 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[1] |
640 |
1 |
|
|
T11 |
14 |
|
T47 |
9 |
|
T62 |
19 |
Summary for Variable jtag_csr_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for jtag_csr_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
39621 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[1] |
18367 |
1 |
|
|
T5 |
4 |
|
T9 |
13 |
|
T22 |
19 |
Summary for Variable kmac_fsm_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for kmac_fsm_backdoor_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
55903 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[1] |
2085 |
1 |
|
|
T23 |
2 |
|
T26 |
8 |
|
T33 |
11 |
Summary for Variable lc_fsm_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for lc_fsm_backdoor_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
55991 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[1] |
1997 |
1 |
|
|
T23 |
1 |
|
T26 |
14 |
|
T33 |
12 |
Summary for Variable otp_lc_data_i_valid_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for otp_lc_data_i_valid_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
55906 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[1] |
2082 |
1 |
|
|
T23 |
2 |
|
T26 |
10 |
|
T32 |
1 |
Summary for Variable otp_partition_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for otp_partition_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
55917 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[1] |
2071 |
1 |
|
|
T15 |
5 |
|
T16 |
7 |
|
T17 |
18 |
Summary for Variable otp_prog_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for otp_prog_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
55788 |
1 |
|
|
T2 |
5 |
|
T11 |
68 |
|
T12 |
64 |
auto[1] |
2200 |
1 |
|
|
T1 |
11 |
|
T4 |
9 |
|
T60 |
8 |
Summary for Variable otp_rma_token_valid_mubi_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for otp_rma_token_valid_mubi_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
57279 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[1] |
709 |
1 |
|
|
T11 |
16 |
|
T47 |
17 |
|
T62 |
14 |
Summary for Variable otp_secrets_valid_mubi_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for otp_secrets_valid_mubi_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
57355 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[1] |
633 |
1 |
|
|
T11 |
13 |
|
T47 |
15 |
|
T62 |
13 |
Summary for Variable otp_test_tokens_valid_mubi_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for otp_test_tokens_valid_mubi_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
57334 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[1] |
654 |
1 |
|
|
T11 |
12 |
|
T47 |
9 |
|
T62 |
15 |
Summary for Variable post_trans_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for post_trans_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
55066 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[1] |
2922 |
1 |
|
|
T23 |
14 |
|
T32 |
10 |
|
T9 |
13 |
Summary for Variable security_escalation_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for security_escalation_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
54318 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[1] |
3670 |
1 |
|
|
T14 |
56 |
|
T53 |
54 |
|
T41 |
67 |
Summary for Variable state_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for state_backdoor_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
55942 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[1] |
2046 |
1 |
|
|
T26 |
5 |
|
T33 |
12 |
|
T9 |
1 |
Summary for Variable state_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for state_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
55851 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[1] |
2137 |
1 |
|
|
T23 |
2 |
|
T26 |
13 |
|
T33 |
7 |
Summary for Variable state_illegal_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for state_illegal_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
55899 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[1] |
2089 |
1 |
|
|
T26 |
15 |
|
T32 |
1 |
|
T33 |
9 |
Summary for Variable token_invalid_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for token_invalid_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
55766 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[1] |
2222 |
1 |
|
|
T15 |
5 |
|
T16 |
20 |
|
T17 |
22 |
Summary for Variable token_mismatch_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for token_mismatch_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
52018 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[1] |
5970 |
1 |
|
|
T12 |
64 |
|
T15 |
7 |
|
T21 |
96 |
Summary for Variable token_mux_ctrl_redun_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for token_mux_ctrl_redun_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
54266 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[1] |
3722 |
1 |
|
|
T52 |
61 |
|
T18 |
98 |
|
T61 |
80 |
Summary for Variable token_mux_digest_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
1 |
1 |
50.00 |
Automatically Generated Bins for token_mux_digest_err_cp
Uncovered bins
NAME | COUNT | AT LEAST | NUMBER | STATUS |
[auto[1]] |
0 |
1 |
1 |
|
Covered bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
57988 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
Summary for Variable token_response_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for token_response_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
55860 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[1] |
2128 |
1 |
|
|
T15 |
5 |
|
T16 |
7 |
|
T17 |
18 |
Summary for Variable transition_count_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for transition_count_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
55855 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[1] |
2133 |
1 |
|
|
T15 |
11 |
|
T16 |
12 |
|
T17 |
16 |
Summary for Variable transition_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for transition_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
55801 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[1] |
2187 |
1 |
|
|
T15 |
10 |
|
T16 |
13 |
|
T17 |
11 |
Summary for Cross post_trans_err_inj_xp
Samples crossed: post_trans_err_cp err_inj_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for post_trans_err_inj_xp
Bins
post_trans_err_cp | err_inj_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
err_inj |
51076 |
1 |
|
|
T1 |
11 |
|
T4 |
9 |
|
T11 |
68 |
auto[0] |
no_err_inj |
3990 |
1 |
|
|
T2 |
5 |
|
T13 |
1 |
|
T5 |
4 |
auto[1] |
err_inj |
1450 |
1 |
|
|
T23 |
9 |
|
T32 |
5 |
|
T9 |
10 |
auto[1] |
no_err_inj |
1472 |
1 |
|
|
T23 |
5 |
|
T32 |
5 |
|
T9 |
3 |
Summary for Cross post_trans_state_err_xp
Samples crossed: post_trans_err_cp state_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for post_trans_state_err_xp
Bins
post_trans_err_cp | state_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
53096 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[0] |
auto[1] |
1970 |
1 |
|
|
T26 |
13 |
|
T33 |
7 |
|
T27 |
7 |
auto[1] |
auto[0] |
2755 |
1 |
|
|
T23 |
12 |
|
T32 |
10 |
|
T9 |
13 |
auto[1] |
auto[1] |
167 |
1 |
|
|
T23 |
2 |
|
T59 |
3 |
|
T48 |
10 |
Summary for Cross post_trans_lc_fsm_backdoor_err_xp
Samples crossed: post_trans_err_cp lc_fsm_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for post_trans_lc_fsm_backdoor_err_xp
Bins
post_trans_err_cp | lc_fsm_backdoor_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
53229 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[0] |
auto[1] |
1837 |
1 |
|
|
T26 |
14 |
|
T33 |
12 |
|
T27 |
3 |
auto[1] |
auto[0] |
2762 |
1 |
|
|
T23 |
13 |
|
T32 |
10 |
|
T9 |
13 |
auto[1] |
auto[1] |
160 |
1 |
|
|
T23 |
1 |
|
T17 |
1 |
|
T59 |
1 |
Summary for Cross post_trans_state_illegal_err_xp
Samples crossed: post_trans_err_cp state_illegal_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for post_trans_state_illegal_err_xp
Bins
post_trans_err_cp | state_illegal_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
53136 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[0] |
auto[1] |
1930 |
1 |
|
|
T26 |
15 |
|
T33 |
9 |
|
T27 |
6 |
auto[1] |
auto[0] |
2763 |
1 |
|
|
T23 |
14 |
|
T32 |
9 |
|
T9 |
12 |
auto[1] |
auto[1] |
159 |
1 |
|
|
T32 |
1 |
|
T9 |
1 |
|
T17 |
1 |
Summary for Cross post_trans_count_err_xp
Samples crossed: post_trans_err_cp count_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for post_trans_count_err_xp
Bins
post_trans_err_cp | count_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
53051 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[0] |
auto[1] |
2015 |
1 |
|
|
T26 |
5 |
|
T33 |
10 |
|
T27 |
10 |
auto[1] |
auto[0] |
2771 |
1 |
|
|
T23 |
13 |
|
T32 |
9 |
|
T9 |
12 |
auto[1] |
auto[1] |
151 |
1 |
|
|
T23 |
1 |
|
T32 |
1 |
|
T9 |
1 |
Summary for Cross post_trans_count_illegal_err_xp
Samples crossed: post_trans_err_cp count_illegal_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for post_trans_count_illegal_err_xp
Bins
post_trans_err_cp | count_illegal_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
53053 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[0] |
auto[1] |
2013 |
1 |
|
|
T26 |
9 |
|
T33 |
11 |
|
T27 |
8 |
auto[1] |
auto[0] |
2764 |
1 |
|
|
T23 |
13 |
|
T32 |
9 |
|
T9 |
11 |
auto[1] |
auto[1] |
158 |
1 |
|
|
T23 |
1 |
|
T32 |
1 |
|
T9 |
2 |
Summary for Cross post_trans_count_backdoor_err_xp
Samples crossed: post_trans_err_cp count_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for post_trans_count_backdoor_err_xp
Bins
post_trans_err_cp | count_backdoor_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
53257 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[0] |
auto[1] |
1809 |
1 |
|
|
T26 |
12 |
|
T33 |
14 |
|
T27 |
2 |
auto[1] |
auto[0] |
2760 |
1 |
|
|
T23 |
14 |
|
T32 |
9 |
|
T9 |
13 |
auto[1] |
auto[1] |
162 |
1 |
|
|
T32 |
1 |
|
T48 |
11 |
|
T46 |
2 |
Summary for Cross jtag_clk_byp_error_rsp_xp
Samples crossed: jtag_csr_cp clk_byp_error_rsp_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_clk_byp_error_rsp_xp
Bins
jtag_csr_cp | clk_byp_error_rsp_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
38410 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[0] |
auto[1] |
1211 |
1 |
|
|
T15 |
8 |
|
T16 |
13 |
|
T17 |
3 |
auto[1] |
auto[0] |
17473 |
1 |
|
|
T5 |
4 |
|
T9 |
13 |
|
T22 |
19 |
auto[1] |
auto[1] |
894 |
1 |
|
|
T17 |
6 |
|
T43 |
18 |
|
T48 |
23 |
Summary for Cross jtag_flash_rma_error_rsp_xp
Samples crossed: jtag_csr_cp flash_rma_error_rsp_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_flash_rma_error_rsp_xp
Bins
jtag_csr_cp | flash_rma_error_rsp_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
38462 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[0] |
auto[1] |
1159 |
1 |
|
|
T15 |
12 |
|
T16 |
8 |
|
T17 |
7 |
auto[1] |
auto[0] |
17430 |
1 |
|
|
T5 |
4 |
|
T9 |
13 |
|
T22 |
19 |
auto[1] |
auto[1] |
937 |
1 |
|
|
T17 |
9 |
|
T43 |
15 |
|
T48 |
17 |
Summary for Cross jtag_otp_prog_err_xp
Samples crossed: jtag_csr_cp otp_prog_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_otp_prog_err_xp
Bins
jtag_csr_cp | otp_prog_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
38339 |
1 |
|
|
T2 |
5 |
|
T11 |
68 |
|
T12 |
64 |
auto[0] |
auto[1] |
1282 |
1 |
|
|
T1 |
11 |
|
T4 |
9 |
|
T60 |
8 |
auto[1] |
auto[0] |
17449 |
1 |
|
|
T5 |
4 |
|
T9 |
13 |
|
T22 |
19 |
auto[1] |
auto[1] |
918 |
1 |
|
|
T48 |
24 |
|
T46 |
27 |
|
T57 |
46 |
Summary for Cross jtag_otp_partition_err_xp
Samples crossed: jtag_csr_cp otp_partition_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_otp_partition_err_xp
Bins
jtag_csr_cp | otp_partition_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
38440 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[0] |
auto[1] |
1181 |
1 |
|
|
T15 |
5 |
|
T16 |
7 |
|
T17 |
13 |
auto[1] |
auto[0] |
17477 |
1 |
|
|
T5 |
4 |
|
T9 |
13 |
|
T22 |
19 |
auto[1] |
auto[1] |
890 |
1 |
|
|
T17 |
5 |
|
T43 |
15 |
|
T48 |
9 |
Summary for Cross jtag_token_mismatch_err_xp
Samples crossed: jtag_csr_cp token_mismatch_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_token_mismatch_err_xp
Bins
jtag_csr_cp | token_mismatch_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
34568 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[0] |
auto[1] |
5053 |
1 |
|
|
T12 |
64 |
|
T15 |
7 |
|
T21 |
96 |
auto[1] |
auto[0] |
17450 |
1 |
|
|
T5 |
4 |
|
T9 |
13 |
|
T22 |
19 |
auto[1] |
auto[1] |
917 |
1 |
|
|
T17 |
7 |
|
T43 |
25 |
|
T48 |
9 |
Summary for Cross jtag_state_err_xp
Samples crossed: jtag_csr_cp state_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_state_err_xp
Bins
jtag_csr_cp | state_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
38332 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[0] |
auto[1] |
1289 |
1 |
|
|
T23 |
2 |
|
T26 |
13 |
|
T33 |
7 |
auto[1] |
auto[0] |
17519 |
1 |
|
|
T5 |
4 |
|
T9 |
13 |
|
T22 |
19 |
auto[1] |
auto[1] |
848 |
1 |
|
|
T27 |
7 |
|
T29 |
3 |
|
T30 |
10 |
Summary for Cross jtag_state_backdoor_err_xp
Samples crossed: jtag_csr_cp state_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_state_backdoor_err_xp
Bins
jtag_csr_cp | state_backdoor_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
38409 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[0] |
auto[1] |
1212 |
1 |
|
|
T26 |
5 |
|
T33 |
12 |
|
T81 |
7 |
auto[1] |
auto[0] |
17533 |
1 |
|
|
T5 |
4 |
|
T9 |
12 |
|
T22 |
19 |
auto[1] |
auto[1] |
834 |
1 |
|
|
T9 |
1 |
|
T27 |
7 |
|
T29 |
7 |
Summary for Cross jtag_lc_fsm_backdoor_err_xp
Samples crossed: jtag_csr_cp lc_fsm_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_lc_fsm_backdoor_err_xp
Bins
jtag_csr_cp | lc_fsm_backdoor_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
38432 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[0] |
auto[1] |
1189 |
1 |
|
|
T23 |
1 |
|
T26 |
14 |
|
T33 |
12 |
auto[1] |
auto[0] |
17559 |
1 |
|
|
T5 |
4 |
|
T9 |
13 |
|
T22 |
19 |
auto[1] |
auto[1] |
808 |
1 |
|
|
T27 |
3 |
|
T17 |
1 |
|
T29 |
4 |
Summary for Cross jtag_kmac_fsm_backdoor_err_xp
Samples crossed: jtag_csr_cp kmac_fsm_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_kmac_fsm_backdoor_err_xp
Bins
jtag_csr_cp | kmac_fsm_backdoor_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
38420 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[0] |
auto[1] |
1201 |
1 |
|
|
T23 |
2 |
|
T26 |
8 |
|
T33 |
11 |
auto[1] |
auto[0] |
17483 |
1 |
|
|
T5 |
4 |
|
T9 |
11 |
|
T22 |
19 |
auto[1] |
auto[1] |
884 |
1 |
|
|
T9 |
2 |
|
T27 |
11 |
|
T29 |
5 |
Summary for Cross jtag_count_err_xp
Samples crossed: jtag_csr_cp count_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_count_err_xp
Bins
jtag_csr_cp | count_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
38336 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[0] |
auto[1] |
1285 |
1 |
|
|
T23 |
1 |
|
T26 |
5 |
|
T32 |
1 |
auto[1] |
auto[0] |
17486 |
1 |
|
|
T5 |
4 |
|
T9 |
12 |
|
T22 |
19 |
auto[1] |
auto[1] |
881 |
1 |
|
|
T9 |
1 |
|
T27 |
10 |
|
T29 |
7 |
Summary for Cross jtag_count_backdoor_err_xp
Samples crossed: jtag_csr_cp count_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_count_backdoor_err_xp
Bins
jtag_csr_cp | count_backdoor_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
38455 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[0] |
auto[1] |
1166 |
1 |
|
|
T26 |
12 |
|
T32 |
1 |
|
T33 |
14 |
auto[1] |
auto[0] |
17562 |
1 |
|
|
T5 |
4 |
|
T9 |
13 |
|
T22 |
19 |
auto[1] |
auto[1] |
805 |
1 |
|
|
T27 |
2 |
|
T29 |
9 |
|
T30 |
9 |
Summary for Cross jtag_transition_err_xp
Samples crossed: jtag_csr_cp transition_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_transition_err_xp
Bins
jtag_csr_cp | transition_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
38394 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[0] |
auto[1] |
1227 |
1 |
|
|
T15 |
10 |
|
T16 |
13 |
|
T17 |
6 |
auto[1] |
auto[0] |
17407 |
1 |
|
|
T5 |
4 |
|
T9 |
13 |
|
T22 |
19 |
auto[1] |
auto[1] |
960 |
1 |
|
|
T17 |
5 |
|
T43 |
21 |
|
T48 |
19 |
Summary for Cross jtag_transition_count_err_xp
Samples crossed: jtag_csr_cp transition_count_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_transition_count_err_xp
Bins
jtag_csr_cp | transition_count_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
38443 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[0] |
auto[1] |
1178 |
1 |
|
|
T15 |
11 |
|
T16 |
12 |
|
T17 |
6 |
auto[1] |
auto[0] |
17412 |
1 |
|
|
T5 |
4 |
|
T9 |
13 |
|
T22 |
19 |
auto[1] |
auto[1] |
955 |
1 |
|
|
T17 |
10 |
|
T43 |
21 |
|
T48 |
19 |
Summary for Cross jtag_post_trans_err_xp
Samples crossed: jtag_csr_cp post_trans_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_post_trans_err_xp
Bins
jtag_csr_cp | post_trans_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
37992 |
1 |
|
|
T1 |
11 |
|
T2 |
5 |
|
T4 |
9 |
auto[0] |
auto[1] |
1629 |
1 |
|
|
T23 |
14 |
|
T32 |
10 |
|
T59 |
26 |
auto[1] |
auto[0] |
17074 |
1 |
|
|
T5 |
4 |
|
T22 |
19 |
|
T27 |
57 |
auto[1] |
auto[1] |
1293 |
1 |
|
|
T9 |
13 |
|
T17 |
13 |
|
T59 |
12 |