Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.83 97.92 95.56 93.40 97.62 98.52 98.51 96.29


Total test records in report: 1004
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html

T816 /workspace/coverage/default/32.lc_ctrl_jtag_access.2278913374 Jul 25 06:59:14 PM PDT 24 Jul 25 06:59:26 PM PDT 24 1640862284 ps
T83 /workspace/coverage/default/20.lc_ctrl_stress_all.991602052 Jul 25 06:58:44 PM PDT 24 Jul 25 07:00:18 PM PDT 24 9069721954 ps
T817 /workspace/coverage/default/30.lc_ctrl_volatile_unlock_smoke.435986666 Jul 25 06:59:06 PM PDT 24 Jul 25 06:59:07 PM PDT 24 37255948 ps
T818 /workspace/coverage/default/47.lc_ctrl_sec_mubi.3878156526 Jul 25 07:00:03 PM PDT 24 Jul 25 07:00:20 PM PDT 24 304149524 ps
T819 /workspace/coverage/default/48.lc_ctrl_alert_test.1432854427 Jul 25 07:00:12 PM PDT 24 Jul 25 07:00:14 PM PDT 24 73094433 ps
T820 /workspace/coverage/default/9.lc_ctrl_volatile_unlock_smoke.3627179473 Jul 25 06:57:51 PM PDT 24 Jul 25 06:57:52 PM PDT 24 11057101 ps
T821 /workspace/coverage/default/42.lc_ctrl_errors.1261978309 Jul 25 06:59:48 PM PDT 24 Jul 25 07:00:04 PM PDT 24 378580689 ps
T822 /workspace/coverage/default/14.lc_ctrl_smoke.20374522 Jul 25 06:58:13 PM PDT 24 Jul 25 06:58:16 PM PDT 24 119574254 ps
T823 /workspace/coverage/default/44.lc_ctrl_sec_token_mux.2810310208 Jul 25 06:59:53 PM PDT 24 Jul 25 07:00:03 PM PDT 24 1084846841 ps
T824 /workspace/coverage/default/40.lc_ctrl_state_failure.1476637451 Jul 25 06:59:42 PM PDT 24 Jul 25 07:00:09 PM PDT 24 258358261 ps
T825 /workspace/coverage/default/48.lc_ctrl_state_post_trans.109806008 Jul 25 07:00:13 PM PDT 24 Jul 25 07:00:20 PM PDT 24 84452526 ps
T826 /workspace/coverage/default/34.lc_ctrl_sec_mubi.1622124932 Jul 25 06:59:28 PM PDT 24 Jul 25 06:59:44 PM PDT 24 460111913 ps
T827 /workspace/coverage/default/33.lc_ctrl_jtag_access.3390092523 Jul 25 06:59:14 PM PDT 24 Jul 25 06:59:17 PM PDT 24 565321663 ps
T828 /workspace/coverage/default/8.lc_ctrl_jtag_priority.3660983492 Jul 25 06:57:42 PM PDT 24 Jul 25 06:57:47 PM PDT 24 1368176381 ps
T829 /workspace/coverage/default/16.lc_ctrl_jtag_prog_failure.3583090222 Jul 25 06:58:21 PM PDT 24 Jul 25 06:58:28 PM PDT 24 449084548 ps
T196 /workspace/coverage/default/48.lc_ctrl_stress_all_with_rand_reset.3544608496 Jul 25 07:00:12 PM PDT 24 Jul 25 07:05:27 PM PDT 24 20143514170 ps
T830 /workspace/coverage/default/12.lc_ctrl_stress_all.1056036556 Jul 25 06:58:13 PM PDT 24 Jul 25 07:00:30 PM PDT 24 35061799819 ps
T64 /workspace/coverage/default/3.lc_ctrl_sec_cm.3662938831 Jul 25 06:57:21 PM PDT 24 Jul 25 06:57:57 PM PDT 24 255535412 ps
T59 /workspace/coverage/default/21.lc_ctrl_stress_all.2801682863 Jul 25 06:58:42 PM PDT 24 Jul 25 07:02:38 PM PDT 24 65710649286 ps
T831 /workspace/coverage/default/41.lc_ctrl_volatile_unlock_smoke.251760462 Jul 25 06:59:47 PM PDT 24 Jul 25 06:59:48 PM PDT 24 16626845 ps
T832 /workspace/coverage/default/47.lc_ctrl_errors.2193725515 Jul 25 06:59:57 PM PDT 24 Jul 25 07:00:07 PM PDT 24 251628109 ps
T833 /workspace/coverage/default/20.lc_ctrl_security_escalation.1146878238 Jul 25 06:58:42 PM PDT 24 Jul 25 06:58:53 PM PDT 24 862476946 ps
T834 /workspace/coverage/default/6.lc_ctrl_regwen_during_op.2931284441 Jul 25 06:57:46 PM PDT 24 Jul 25 06:58:04 PM PDT 24 1525534156 ps
T835 /workspace/coverage/default/5.lc_ctrl_sec_token_digest.568902254 Jul 25 06:57:31 PM PDT 24 Jul 25 06:57:52 PM PDT 24 2337298967 ps
T836 /workspace/coverage/default/5.lc_ctrl_jtag_regwen_during_op.3719648736 Jul 25 06:57:32 PM PDT 24 Jul 25 06:57:50 PM PDT 24 5703241880 ps
T837 /workspace/coverage/default/9.lc_ctrl_jtag_errors.3801880507 Jul 25 06:57:52 PM PDT 24 Jul 25 06:58:55 PM PDT 24 2228871709 ps
T838 /workspace/coverage/default/18.lc_ctrl_jtag_smoke.2424814274 Jul 25 06:58:32 PM PDT 24 Jul 25 06:58:38 PM PDT 24 1827607918 ps
T839 /workspace/coverage/default/31.lc_ctrl_sec_mubi.3578160322 Jul 25 06:59:18 PM PDT 24 Jul 25 06:59:30 PM PDT 24 863836226 ps
T840 /workspace/coverage/default/13.lc_ctrl_jtag_smoke.2960861286 Jul 25 06:58:13 PM PDT 24 Jul 25 06:58:15 PM PDT 24 236537248 ps
T841 /workspace/coverage/default/2.lc_ctrl_jtag_smoke.1213546624 Jul 25 06:57:19 PM PDT 24 Jul 25 06:57:38 PM PDT 24 1429034266 ps
T842 /workspace/coverage/default/44.lc_ctrl_state_failure.3334735790 Jul 25 06:59:51 PM PDT 24 Jul 25 07:00:18 PM PDT 24 954228444 ps
T843 /workspace/coverage/default/7.lc_ctrl_claim_transition_if.868634869 Jul 25 06:57:49 PM PDT 24 Jul 25 06:57:50 PM PDT 24 40494764 ps
T844 /workspace/coverage/default/7.lc_ctrl_errors.1782465581 Jul 25 06:57:39 PM PDT 24 Jul 25 06:57:57 PM PDT 24 1673567886 ps
T845 /workspace/coverage/default/7.lc_ctrl_state_post_trans.359676721 Jul 25 06:57:52 PM PDT 24 Jul 25 06:58:00 PM PDT 24 214373153 ps
T846 /workspace/coverage/default/23.lc_ctrl_stress_all.3374678122 Jul 25 06:58:53 PM PDT 24 Jul 25 07:00:56 PM PDT 24 8025846269 ps
T847 /workspace/coverage/default/41.lc_ctrl_sec_mubi.2397449153 Jul 25 06:59:46 PM PDT 24 Jul 25 07:00:00 PM PDT 24 1751311724 ps
T848 /workspace/coverage/default/13.lc_ctrl_state_post_trans.1915552487 Jul 25 06:58:13 PM PDT 24 Jul 25 06:58:21 PM PDT 24 377685264 ps
T849 /workspace/coverage/default/2.lc_ctrl_stress_all.2215734409 Jul 25 06:57:18 PM PDT 24 Jul 25 07:03:33 PM PDT 24 44562037892 ps
T850 /workspace/coverage/default/12.lc_ctrl_alert_test.2110128867 Jul 25 06:58:12 PM PDT 24 Jul 25 06:58:14 PM PDT 24 28587685 ps
T851 /workspace/coverage/default/44.lc_ctrl_alert_test.91772446 Jul 25 06:59:57 PM PDT 24 Jul 25 06:59:59 PM PDT 24 28692151 ps
T852 /workspace/coverage/default/17.lc_ctrl_smoke.1719219134 Jul 25 06:58:21 PM PDT 24 Jul 25 06:58:25 PM PDT 24 357790964 ps
T853 /workspace/coverage/default/47.lc_ctrl_stress_all.2002189850 Jul 25 07:00:13 PM PDT 24 Jul 25 07:02:57 PM PDT 24 5207206673 ps
T854 /workspace/coverage/default/24.lc_ctrl_state_failure.1951434492 Jul 25 06:58:56 PM PDT 24 Jul 25 06:59:27 PM PDT 24 258353120 ps
T855 /workspace/coverage/default/40.lc_ctrl_stress_all.1953563620 Jul 25 06:59:37 PM PDT 24 Jul 25 06:59:52 PM PDT 24 509054347 ps
T856 /workspace/coverage/default/28.lc_ctrl_alert_test.3922687450 Jul 25 06:59:16 PM PDT 24 Jul 25 06:59:17 PM PDT 24 59444088 ps
T89 /workspace/coverage/default/48.lc_ctrl_stress_all.709970386 Jul 25 07:00:12 PM PDT 24 Jul 25 07:00:53 PM PDT 24 7531497512 ps
T857 /workspace/coverage/default/49.lc_ctrl_security_escalation.2936148297 Jul 25 07:00:14 PM PDT 24 Jul 25 07:00:22 PM PDT 24 303350654 ps
T858 /workspace/coverage/default/46.lc_ctrl_state_post_trans.4159948578 Jul 25 06:59:57 PM PDT 24 Jul 25 07:00:07 PM PDT 24 497260206 ps
T859 /workspace/coverage/default/46.lc_ctrl_smoke.702120791 Jul 25 07:00:04 PM PDT 24 Jul 25 07:00:09 PM PDT 24 80960845 ps
T860 /workspace/coverage/default/10.lc_ctrl_state_post_trans.3726231766 Jul 25 06:57:51 PM PDT 24 Jul 25 06:57:58 PM PDT 24 66803417 ps
T861 /workspace/coverage/default/37.lc_ctrl_alert_test.3442942994 Jul 25 06:59:40 PM PDT 24 Jul 25 06:59:41 PM PDT 24 13598198 ps
T862 /workspace/coverage/default/26.lc_ctrl_jtag_access.3796126966 Jul 25 06:59:06 PM PDT 24 Jul 25 06:59:07 PM PDT 24 116576408 ps
T863 /workspace/coverage/default/5.lc_ctrl_jtag_state_post_trans.2252794277 Jul 25 06:57:33 PM PDT 24 Jul 25 06:57:50 PM PDT 24 1516857729 ps
T864 /workspace/coverage/default/28.lc_ctrl_jtag_access.3525330526 Jul 25 06:59:03 PM PDT 24 Jul 25 06:59:08 PM PDT 24 355425410 ps
T865 /workspace/coverage/default/17.lc_ctrl_errors.1079223174 Jul 25 06:58:25 PM PDT 24 Jul 25 06:58:38 PM PDT 24 300963143 ps
T866 /workspace/coverage/default/20.lc_ctrl_state_failure.134228319 Jul 25 06:58:42 PM PDT 24 Jul 25 06:59:06 PM PDT 24 268929349 ps
T867 /workspace/coverage/default/29.lc_ctrl_sec_mubi.1718236105 Jul 25 06:59:05 PM PDT 24 Jul 25 06:59:28 PM PDT 24 1347756132 ps
T868 /workspace/coverage/default/12.lc_ctrl_smoke.3497622853 Jul 25 06:58:03 PM PDT 24 Jul 25 06:58:05 PM PDT 24 46764625 ps
T869 /workspace/coverage/default/8.lc_ctrl_prog_failure.2859213294 Jul 25 06:57:50 PM PDT 24 Jul 25 06:57:54 PM PDT 24 79583801 ps
T870 /workspace/coverage/default/49.lc_ctrl_state_failure.1601401395 Jul 25 07:00:14 PM PDT 24 Jul 25 07:00:45 PM PDT 24 269712005 ps
T871 /workspace/coverage/default/47.lc_ctrl_jtag_access.3260633361 Jul 25 07:00:02 PM PDT 24 Jul 25 07:00:20 PM PDT 24 522346370 ps
T872 /workspace/coverage/default/36.lc_ctrl_stress_all.1301775614 Jul 25 06:59:28 PM PDT 24 Jul 25 07:00:42 PM PDT 24 2235834153 ps
T873 /workspace/coverage/default/16.lc_ctrl_jtag_smoke.3836464769 Jul 25 06:58:20 PM PDT 24 Jul 25 06:58:24 PM PDT 24 496626901 ps
T874 /workspace/coverage/default/7.lc_ctrl_smoke.1634783441 Jul 25 06:57:42 PM PDT 24 Jul 25 06:57:44 PM PDT 24 247138772 ps
T875 /workspace/coverage/default/9.lc_ctrl_jtag_access.4060463670 Jul 25 06:57:49 PM PDT 24 Jul 25 06:57:56 PM PDT 24 1068549864 ps
T876 /workspace/coverage/default/35.lc_ctrl_jtag_access.1778881772 Jul 25 06:59:29 PM PDT 24 Jul 25 06:59:32 PM PDT 24 857565044 ps
T877 /workspace/coverage/default/15.lc_ctrl_sec_token_mux.4054249904 Jul 25 06:58:24 PM PDT 24 Jul 25 06:58:37 PM PDT 24 1372827625 ps
T176 /workspace/coverage/default/46.lc_ctrl_stress_all_with_rand_reset.982217113 Jul 25 06:59:59 PM PDT 24 Jul 25 07:09:08 PM PDT 24 22935552890 ps
T878 /workspace/coverage/default/43.lc_ctrl_stress_all.1447456182 Jul 25 06:59:52 PM PDT 24 Jul 25 07:00:47 PM PDT 24 27408998257 ps
T124 /workspace/coverage/cover_reg_top/13.lc_ctrl_same_csr_outstanding.3365434370 Jul 25 05:46:39 PM PDT 24 Jul 25 05:46:40 PM PDT 24 72353329 ps
T128 /workspace/coverage/cover_reg_top/16.lc_ctrl_same_csr_outstanding.2045417138 Jul 25 05:46:42 PM PDT 24 Jul 25 05:46:44 PM PDT 24 146149730 ps
T125 /workspace/coverage/cover_reg_top/19.lc_ctrl_same_csr_outstanding.3846237445 Jul 25 05:46:52 PM PDT 24 Jul 25 05:46:53 PM PDT 24 22966760 ps
T152 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_bit_bash.1650366380 Jul 25 05:46:12 PM PDT 24 Jul 25 05:46:21 PM PDT 24 707485033 ps
T153 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_bit_bash.3520069594 Jul 25 05:46:06 PM PDT 24 Jul 25 05:46:20 PM PDT 24 1684218421 ps
T120 /workspace/coverage/cover_reg_top/12.lc_ctrl_csr_mem_rw_with_rand_reset.3801855400 Jul 25 05:46:42 PM PDT 24 Jul 25 05:46:43 PM PDT 24 30403856 ps
T126 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_rw.3544542943 Jul 25 05:46:00 PM PDT 24 Jul 25 05:46:01 PM PDT 24 62296118 ps
T151 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_rw.1654354356 Jul 25 05:46:05 PM PDT 24 Jul 25 05:46:07 PM PDT 24 83999220 ps
T148 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_hw_reset.1678184950 Jul 25 05:46:07 PM PDT 24 Jul 25 05:46:08 PM PDT 24 21145156 ps
T879 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_alert_test.1782085043 Jul 25 05:46:32 PM PDT 24 Jul 25 05:46:33 PM PDT 24 230104336 ps
T149 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_rw.287765162 Jul 25 05:45:59 PM PDT 24 Jul 25 05:46:01 PM PDT 24 455728986 ps
T163 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_same_csr_outstanding.390004286 Jul 25 05:45:58 PM PDT 24 Jul 25 05:45:59 PM PDT 24 91435600 ps
T880 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_hw_reset.4060998691 Jul 25 05:46:13 PM PDT 24 Jul 25 05:46:16 PM PDT 24 391630150 ps
T121 /workspace/coverage/cover_reg_top/6.lc_ctrl_tl_errors.183606502 Jul 25 05:46:32 PM PDT 24 Jul 25 05:46:37 PM PDT 24 504393417 ps
T116 /workspace/coverage/cover_reg_top/4.lc_ctrl_tl_intg_err.440230997 Jul 25 05:46:23 PM PDT 24 Jul 25 05:46:26 PM PDT 24 107567722 ps
T202 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_rw.456835102 Jul 25 05:46:26 PM PDT 24 Jul 25 05:46:28 PM PDT 24 27494897 ps
T881 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_hw_reset.3029103566 Jul 25 05:46:13 PM PDT 24 Jul 25 05:46:15 PM PDT 24 200886306 ps
T882 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_aliasing.1053367325 Jul 25 05:46:13 PM PDT 24 Jul 25 05:46:14 PM PDT 24 14898249 ps
T117 /workspace/coverage/cover_reg_top/1.lc_ctrl_tl_errors.379878311 Jul 25 05:46:00 PM PDT 24 Jul 25 05:46:02 PM PDT 24 87513609 ps
T214 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_rw.941924929 Jul 25 05:46:41 PM PDT 24 Jul 25 05:46:42 PM PDT 24 43695887 ps
T883 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_bit_bash.389889515 Jul 25 05:46:33 PM PDT 24 Jul 25 05:47:06 PM PDT 24 1368571680 ps
T203 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_rw.1642248182 Jul 25 05:46:35 PM PDT 24 Jul 25 05:46:36 PM PDT 24 105897541 ps
T118 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_intg_err.907862707 Jul 25 05:46:33 PM PDT 24 Jul 25 05:46:36 PM PDT 24 110376746 ps
T884 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_bit_bash.4116753533 Jul 25 05:46:23 PM PDT 24 Jul 25 05:46:25 PM PDT 24 263313293 ps
T122 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_intg_err.1960106336 Jul 25 05:46:40 PM PDT 24 Jul 25 05:46:43 PM PDT 24 127015423 ps
T204 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_rw.285697399 Jul 25 05:46:07 PM PDT 24 Jul 25 05:46:08 PM PDT 24 41849003 ps
T197 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_intg_err.1877610648 Jul 25 05:46:05 PM PDT 24 Jul 25 05:46:08 PM PDT 24 80127216 ps
T885 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_hw_reset.374795083 Jul 25 05:46:01 PM PDT 24 Jul 25 05:46:04 PM PDT 24 87934676 ps
T164 /workspace/coverage/cover_reg_top/10.lc_ctrl_csr_mem_rw_with_rand_reset.2095394289 Jul 25 05:46:39 PM PDT 24 Jul 25 05:46:40 PM PDT 24 57972136 ps
T886 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_bit_bash.2796073222 Jul 25 05:45:57 PM PDT 24 Jul 25 05:45:59 PM PDT 24 73070424 ps
T887 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_alert_test.3097046011 Jul 25 05:46:23 PM PDT 24 Jul 25 05:46:25 PM PDT 24 99566217 ps
T123 /workspace/coverage/cover_reg_top/19.lc_ctrl_tl_errors.1251801378 Jul 25 05:46:49 PM PDT 24 Jul 25 05:46:51 PM PDT 24 262681826 ps
T888 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_alert_test.681371668 Jul 25 05:45:58 PM PDT 24 Jul 25 05:46:01 PM PDT 24 161150735 ps
T132 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.730234088 Jul 25 05:46:31 PM PDT 24 Jul 25 05:46:34 PM PDT 24 826897517 ps
T889 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_alert_test.743936180 Jul 25 05:46:07 PM PDT 24 Jul 25 05:46:08 PM PDT 24 62296669 ps
T890 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_rw.2596250426 Jul 25 05:46:07 PM PDT 24 Jul 25 05:46:08 PM PDT 24 14088747 ps
T205 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_hw_reset.25984615 Jul 25 05:46:22 PM PDT 24 Jul 25 05:46:23 PM PDT 24 14396025 ps
T135 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_intg_err.4114910247 Jul 25 05:46:45 PM PDT 24 Jul 25 05:46:47 PM PDT 24 170936896 ps
T891 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_bit_bash.276179222 Jul 25 05:46:25 PM PDT 24 Jul 25 05:46:35 PM PDT 24 837308399 ps
T215 /workspace/coverage/cover_reg_top/11.lc_ctrl_same_csr_outstanding.1596759162 Jul 25 05:46:40 PM PDT 24 Jul 25 05:46:42 PM PDT 24 44843961 ps
T186 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_mem_rw_with_rand_reset.521235737 Jul 25 05:46:14 PM PDT 24 Jul 25 05:46:15 PM PDT 24 432312514 ps
T892 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3272760898 Jul 25 05:46:31 PM PDT 24 Jul 25 05:46:33 PM PDT 24 117089258 ps
T165 /workspace/coverage/cover_reg_top/3.lc_ctrl_same_csr_outstanding.1267264650 Jul 25 05:46:13 PM PDT 24 Jul 25 05:46:15 PM PDT 24 43868522 ps
T216 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_same_csr_outstanding.1311954261 Jul 25 05:46:33 PM PDT 24 Jul 25 05:46:34 PM PDT 24 52118507 ps
T206 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_rw.1274215418 Jul 25 05:46:40 PM PDT 24 Jul 25 05:46:41 PM PDT 24 121709519 ps
T144 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_intg_err.1196020244 Jul 25 05:46:32 PM PDT 24 Jul 25 05:46:34 PM PDT 24 330918351 ps
T893 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_hw_reset.972984268 Jul 25 05:45:58 PM PDT 24 Jul 25 05:45:59 PM PDT 24 56420461 ps
T894 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_mem_rw_with_rand_reset.2868601059 Jul 25 05:46:50 PM PDT 24 Jul 25 05:46:52 PM PDT 24 41368864 ps
T207 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_aliasing.2075353869 Jul 25 05:46:01 PM PDT 24 Jul 25 05:46:02 PM PDT 24 42218355 ps
T895 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_hw_reset.715485403 Jul 25 05:46:33 PM PDT 24 Jul 25 05:46:38 PM PDT 24 138053253 ps
T896 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_rw.438225285 Jul 25 05:46:51 PM PDT 24 Jul 25 05:46:52 PM PDT 24 54023054 ps
T141 /workspace/coverage/cover_reg_top/1.lc_ctrl_tl_intg_err.2389818155 Jul 25 05:46:00 PM PDT 24 Jul 25 05:46:03 PM PDT 24 241684486 ps
T208 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_hw_reset.2194874996 Jul 25 05:46:15 PM PDT 24 Jul 25 05:46:16 PM PDT 24 49485147 ps
T129 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_intg_err.3169772751 Jul 25 05:46:40 PM PDT 24 Jul 25 05:46:43 PM PDT 24 159113553 ps
T136 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_mem_rw_with_rand_reset.367002752 Jul 25 05:46:42 PM PDT 24 Jul 25 05:46:44 PM PDT 24 26031355 ps
T150 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_aliasing.3824646557 Jul 25 05:46:13 PM PDT 24 Jul 25 05:46:20 PM PDT 24 224795908 ps
T139 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_errors.3967416232 Jul 25 05:46:00 PM PDT 24 Jul 25 05:46:03 PM PDT 24 70572773 ps
T146 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_intg_err.2120151301 Jul 25 05:46:23 PM PDT 24 Jul 25 05:46:26 PM PDT 24 228976264 ps
T897 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_rw.2836371683 Jul 25 05:46:29 PM PDT 24 Jul 25 05:46:31 PM PDT 24 92091462 ps
T217 /workspace/coverage/cover_reg_top/0.lc_ctrl_same_csr_outstanding.1958617281 Jul 25 05:45:58 PM PDT 24 Jul 25 05:46:00 PM PDT 24 16849355 ps
T133 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_errors.2081634994 Jul 25 05:46:41 PM PDT 24 Jul 25 05:46:46 PM PDT 24 110961885 ps
T898 /workspace/coverage/cover_reg_top/17.lc_ctrl_same_csr_outstanding.3304841845 Jul 25 05:46:39 PM PDT 24 Jul 25 05:46:40 PM PDT 24 290979295 ps
T899 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_bit_bash.328109889 Jul 25 05:46:35 PM PDT 24 Jul 25 05:46:40 PM PDT 24 351141010 ps
T900 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_aliasing.1522240504 Jul 25 05:46:33 PM PDT 24 Jul 25 05:46:39 PM PDT 24 1901822408 ps
T901 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_aliasing.1542391605 Jul 25 05:46:01 PM PDT 24 Jul 25 05:46:03 PM PDT 24 59731881 ps
T902 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_hw_reset.2769895867 Jul 25 05:46:06 PM PDT 24 Jul 25 05:46:09 PM PDT 24 81359391 ps
T903 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_rw.3699594940 Jul 25 05:46:41 PM PDT 24 Jul 25 05:46:42 PM PDT 24 12893312 ps
T904 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_aliasing.1668811240 Jul 25 05:46:24 PM PDT 24 Jul 25 05:46:25 PM PDT 24 21541284 ps
T905 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_same_csr_outstanding.1700677977 Jul 25 05:46:33 PM PDT 24 Jul 25 05:46:34 PM PDT 24 14840185 ps
T906 /workspace/coverage/cover_reg_top/12.lc_ctrl_same_csr_outstanding.2709172016 Jul 25 05:46:42 PM PDT 24 Jul 25 05:46:44 PM PDT 24 80308874 ps
T907 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_mem_rw_with_rand_reset.2567454792 Jul 25 05:46:49 PM PDT 24 Jul 25 05:46:51 PM PDT 24 121622536 ps
T908 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_same_csr_outstanding.3879139051 Jul 25 05:46:23 PM PDT 24 Jul 25 05:46:24 PM PDT 24 17102029 ps
T909 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_same_csr_outstanding.887269358 Jul 25 05:46:08 PM PDT 24 Jul 25 05:46:09 PM PDT 24 29482644 ps
T134 /workspace/coverage/cover_reg_top/4.lc_ctrl_tl_errors.1839965464 Jul 25 05:46:24 PM PDT 24 Jul 25 05:46:26 PM PDT 24 35406243 ps
T910 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_errors.935963807 Jul 25 05:46:42 PM PDT 24 Jul 25 05:46:45 PM PDT 24 31632290 ps
T911 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_mem_rw_with_rand_reset.735928771 Jul 25 05:46:39 PM PDT 24 Jul 25 05:46:41 PM PDT 24 28583559 ps
T912 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_rw.3566326219 Jul 25 05:46:15 PM PDT 24 Jul 25 05:46:17 PM PDT 24 51049065 ps
T913 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_rw.4047392315 Jul 25 05:46:25 PM PDT 24 Jul 25 05:46:27 PM PDT 24 187739497 ps
T914 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1457528309 Jul 25 05:45:59 PM PDT 24 Jul 25 05:46:02 PM PDT 24 333047181 ps
T915 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_hw_reset.1513180533 Jul 25 05:46:33 PM PDT 24 Jul 25 05:46:35 PM PDT 24 582171092 ps
T916 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_errors.3597808697 Jul 25 05:46:41 PM PDT 24 Jul 25 05:46:47 PM PDT 24 293330142 ps
T138 /workspace/coverage/cover_reg_top/6.lc_ctrl_tl_intg_err.202036194 Jul 25 05:46:32 PM PDT 24 Jul 25 05:46:36 PM PDT 24 77579137 ps
T917 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_aliasing.1770922502 Jul 25 05:46:33 PM PDT 24 Jul 25 05:46:39 PM PDT 24 1944501281 ps
T918 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_rw.3177979387 Jul 25 05:46:34 PM PDT 24 Jul 25 05:46:37 PM PDT 24 156250946 ps
T919 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_errors.3338086874 Jul 25 05:46:38 PM PDT 24 Jul 25 05:46:42 PM PDT 24 1870789172 ps
T920 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_errors.1946066712 Jul 25 05:46:42 PM PDT 24 Jul 25 05:46:45 PM PDT 24 144808237 ps
T209 /workspace/coverage/cover_reg_top/12.lc_ctrl_csr_rw.4212191903 Jul 25 05:46:40 PM PDT 24 Jul 25 05:46:42 PM PDT 24 14615968 ps
T921 /workspace/coverage/cover_reg_top/12.lc_ctrl_tl_errors.2716048228 Jul 25 05:46:40 PM PDT 24 Jul 25 05:46:42 PM PDT 24 107735922 ps
T922 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1288525939 Jul 25 05:46:33 PM PDT 24 Jul 25 05:46:36 PM PDT 24 803121065 ps
T923 /workspace/coverage/cover_reg_top/8.lc_ctrl_csr_mem_rw_with_rand_reset.3279336480 Jul 25 05:46:31 PM PDT 24 Jul 25 05:46:32 PM PDT 24 22855176 ps
T924 /workspace/coverage/cover_reg_top/7.lc_ctrl_csr_mem_rw_with_rand_reset.2918182298 Jul 25 05:46:36 PM PDT 24 Jul 25 05:46:37 PM PDT 24 36191398 ps
T925 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_rw.176394192 Jul 25 05:46:49 PM PDT 24 Jul 25 05:46:50 PM PDT 24 28400356 ps
T926 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_same_csr_outstanding.437456164 Jul 25 05:46:01 PM PDT 24 Jul 25 05:46:02 PM PDT 24 51444713 ps
T147 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_intg_err.334812121 Jul 25 05:46:40 PM PDT 24 Jul 25 05:46:43 PM PDT 24 79938789 ps
T130 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_intg_err.152842112 Jul 25 05:46:45 PM PDT 24 Jul 25 05:46:47 PM PDT 24 68367013 ps
T927 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.729709504 Jul 25 05:46:05 PM PDT 24 Jul 25 05:46:08 PM PDT 24 211218865 ps
T928 /workspace/coverage/cover_reg_top/10.lc_ctrl_same_csr_outstanding.762708479 Jul 25 05:46:38 PM PDT 24 Jul 25 05:46:40 PM PDT 24 141351192 ps
T929 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_alert_test.1578386759 Jul 25 05:46:34 PM PDT 24 Jul 25 05:46:36 PM PDT 24 122580361 ps
T930 /workspace/coverage/cover_reg_top/4.lc_ctrl_same_csr_outstanding.2690965600 Jul 25 05:46:21 PM PDT 24 Jul 25 05:46:23 PM PDT 24 92748538 ps
T931 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_bit_bash.3647933301 Jul 25 05:46:35 PM PDT 24 Jul 25 05:47:24 PM PDT 24 17349965767 ps
T932 /workspace/coverage/cover_reg_top/8.lc_ctrl_same_csr_outstanding.4179050540 Jul 25 05:46:36 PM PDT 24 Jul 25 05:46:38 PM PDT 24 244215256 ps
T933 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_mem_rw_with_rand_reset.2587096574 Jul 25 05:46:01 PM PDT 24 Jul 25 05:46:02 PM PDT 24 20126579 ps
T934 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_errors.2576368630 Jul 25 05:46:41 PM PDT 24 Jul 25 05:46:43 PM PDT 24 76078544 ps
T935 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_alert_test.2410471935 Jul 25 05:46:13 PM PDT 24 Jul 25 05:46:15 PM PDT 24 711526904 ps
T936 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.776682247 Jul 25 05:46:12 PM PDT 24 Jul 25 05:46:13 PM PDT 24 185470765 ps
T937 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_alert_test.1910942712 Jul 25 05:46:31 PM PDT 24 Jul 25 05:46:32 PM PDT 24 114568999 ps
T938 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_bit_bash.2373712653 Jul 25 05:46:12 PM PDT 24 Jul 25 05:46:21 PM PDT 24 1655265529 ps
T939 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_hw_reset.2972594223 Jul 25 05:46:31 PM PDT 24 Jul 25 05:46:33 PM PDT 24 189407664 ps
T940 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_same_csr_outstanding.2020131253 Jul 25 05:46:29 PM PDT 24 Jul 25 05:46:31 PM PDT 24 39345783 ps
T941 /workspace/coverage/cover_reg_top/9.lc_ctrl_tl_errors.17964909 Jul 25 05:46:29 PM PDT 24 Jul 25 05:46:31 PM PDT 24 389648576 ps
T942 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_errors.385279822 Jul 25 05:46:07 PM PDT 24 Jul 25 05:46:09 PM PDT 24 39338416 ps
T943 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_mem_rw_with_rand_reset.2066570798 Jul 25 05:46:45 PM PDT 24 Jul 25 05:46:47 PM PDT 24 97908799 ps
T944 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_aliasing.4006578642 Jul 25 05:46:29 PM PDT 24 Jul 25 05:46:32 PM PDT 24 189274835 ps
T131 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_intg_err.3186884370 Jul 25 05:46:13 PM PDT 24 Jul 25 05:46:18 PM PDT 24 107195537 ps
T945 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_errors.3255665722 Jul 25 05:46:17 PM PDT 24 Jul 25 05:46:19 PM PDT 24 41182340 ps
T210 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_hw_reset.2239823174 Jul 25 05:46:00 PM PDT 24 Jul 25 05:46:01 PM PDT 24 208293820 ps
T946 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_errors.2947696394 Jul 25 05:46:33 PM PDT 24 Jul 25 05:46:36 PM PDT 24 57505634 ps
T947 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_rw.18653797 Jul 25 05:46:43 PM PDT 24 Jul 25 05:46:44 PM PDT 24 16792164 ps
T948 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_hw_reset.44652722 Jul 25 05:45:59 PM PDT 24 Jul 25 05:46:01 PM PDT 24 124824988 ps
T949 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_mem_rw_with_rand_reset.2247185603 Jul 25 05:46:40 PM PDT 24 Jul 25 05:46:42 PM PDT 24 26695741 ps
T950 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_aliasing.3630839891 Jul 25 05:46:06 PM PDT 24 Jul 25 05:46:12 PM PDT 24 1373865582 ps
T145 /workspace/coverage/cover_reg_top/9.lc_ctrl_tl_intg_err.2372093363 Jul 25 05:46:42 PM PDT 24 Jul 25 05:46:45 PM PDT 24 1037244323 ps
T951 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_errors.408841207 Jul 25 05:46:23 PM PDT 24 Jul 25 05:46:28 PM PDT 24 105106172 ps
T952 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_errors.1572468933 Jul 25 05:46:32 PM PDT 24 Jul 25 05:46:35 PM PDT 24 67327553 ps
T953 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_aliasing.1047374899 Jul 25 05:46:31 PM PDT 24 Jul 25 05:46:49 PM PDT 24 22076918299 ps
T954 /workspace/coverage/cover_reg_top/15.lc_ctrl_same_csr_outstanding.1168775361 Jul 25 05:46:42 PM PDT 24 Jul 25 05:46:43 PM PDT 24 83112497 ps
T955 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_mem_rw_with_rand_reset.2719403790 Jul 25 05:46:42 PM PDT 24 Jul 25 05:46:44 PM PDT 24 25152418 ps
T211 /workspace/coverage/cover_reg_top/8.lc_ctrl_csr_rw.3172403626 Jul 25 05:46:34 PM PDT 24 Jul 25 05:46:35 PM PDT 24 43850708 ps
T140 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_intg_err.3786531160 Jul 25 05:46:41 PM PDT 24 Jul 25 05:46:44 PM PDT 24 214819324 ps
T213 /workspace/coverage/cover_reg_top/7.lc_ctrl_csr_rw.4003937362 Jul 25 05:46:31 PM PDT 24 Jul 25 05:46:32 PM PDT 24 22145829 ps
T956 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2826117458 Jul 25 05:45:58 PM PDT 24 Jul 25 05:46:01 PM PDT 24 249262513 ps
T957 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_mem_rw_with_rand_reset.3872233633 Jul 25 05:46:31 PM PDT 24 Jul 25 05:46:33 PM PDT 24 116004064 ps
T958 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2967869974 Jul 25 05:46:30 PM PDT 24 Jul 25 05:46:33 PM PDT 24 289438383 ps
T959 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_rw.3709500761 Jul 25 05:46:22 PM PDT 24 Jul 25 05:46:23 PM PDT 24 164569755 ps
T960 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_aliasing.1676102606 Jul 25 05:45:57 PM PDT 24 Jul 25 05:46:08 PM PDT 24 2332006265 ps
T961 /workspace/coverage/cover_reg_top/7.lc_ctrl_same_csr_outstanding.1350624378 Jul 25 05:46:30 PM PDT 24 Jul 25 05:46:32 PM PDT 24 26470164 ps
T962 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_aliasing.555306092 Jul 25 05:46:22 PM PDT 24 Jul 25 05:46:25 PM PDT 24 442675371 ps
T963 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_rw.1329112346 Jul 25 05:46:30 PM PDT 24 Jul 25 05:46:33 PM PDT 24 493451014 ps
T142 /workspace/coverage/cover_reg_top/12.lc_ctrl_tl_intg_err.3728828500 Jul 25 05:46:45 PM PDT 24 Jul 25 05:46:48 PM PDT 24 122112622 ps
T964 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_mem_rw_with_rand_reset.1333904265 Jul 25 05:46:22 PM PDT 24 Jul 25 05:46:24 PM PDT 24 27965448 ps
T965 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_same_csr_outstanding.2246929054 Jul 25 05:46:22 PM PDT 24 Jul 25 05:46:23 PM PDT 24 20765249 ps
T966 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_bit_bash.651550827 Jul 25 05:46:06 PM PDT 24 Jul 25 05:46:17 PM PDT 24 4808272713 ps
T223 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_intg_err.3824352265 Jul 25 05:46:00 PM PDT 24 Jul 25 05:46:03 PM PDT 24 333177504 ps
T967 /workspace/coverage/cover_reg_top/14.lc_ctrl_same_csr_outstanding.3965249400 Jul 25 05:46:45 PM PDT 24 Jul 25 05:46:46 PM PDT 24 76133584 ps
T968 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_hw_reset.2605888837 Jul 25 05:46:23 PM PDT 24 Jul 25 05:46:26 PM PDT 24 360423964 ps
T969 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_rw.3255705662 Jul 25 05:46:13 PM PDT 24 Jul 25 05:46:14 PM PDT 24 35262337 ps
T970 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_mem_rw_with_rand_reset.3755386618 Jul 25 05:46:13 PM PDT 24 Jul 25 05:46:14 PM PDT 24 23118194 ps
T971 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_aliasing.1346970589 Jul 25 05:46:14 PM PDT 24 Jul 25 05:46:15 PM PDT 24 51662503 ps
T972 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_mem_rw_with_rand_reset.3284921966 Jul 25 05:46:05 PM PDT 24 Jul 25 05:46:07 PM PDT 24 72179156 ps
T973 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_mem_rw_with_rand_reset.18861460 Jul 25 05:46:24 PM PDT 24 Jul 25 05:46:25 PM PDT 24 88214812 ps
T974 /workspace/coverage/cover_reg_top/18.lc_ctrl_same_csr_outstanding.1305422687 Jul 25 05:46:55 PM PDT 24 Jul 25 05:46:56 PM PDT 24 24122550 ps
T975 /workspace/coverage/cover_reg_top/6.lc_ctrl_same_csr_outstanding.4078621232 Jul 25 05:46:30 PM PDT 24 Jul 25 05:46:31 PM PDT 24 50210707 ps
T976 /workspace/coverage/cover_reg_top/9.lc_ctrl_same_csr_outstanding.314674416 Jul 25 05:46:45 PM PDT 24 Jul 25 05:46:47 PM PDT 24 156995606 ps
T977 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_aliasing.2529825943 Jul 25 05:46:05 PM PDT 24 Jul 25 05:46:11 PM PDT 24 870588123 ps
T978 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_rw.2131102939 Jul 25 05:46:29 PM PDT 24 Jul 25 05:46:31 PM PDT 24 81022075 ps
T979 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_rw.1338379133 Jul 25 05:46:39 PM PDT 24 Jul 25 05:46:40 PM PDT 24 15504713 ps
T212 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_bit_bash.3166899910 Jul 25 05:46:00 PM PDT 24 Jul 25 05:46:02 PM PDT 24 94501269 ps
T127 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_intg_err.962982225 Jul 25 05:46:42 PM PDT 24 Jul 25 05:46:44 PM PDT 24 86739344 ps
T980 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_alert_test.3674103400 Jul 25 05:46:33 PM PDT 24 Jul 25 05:46:34 PM PDT 24 160821651 ps
T981 /workspace/coverage/cover_reg_top/5.lc_ctrl_same_csr_outstanding.3030839414 Jul 25 05:46:25 PM PDT 24 Jul 25 05:46:26 PM PDT 24 34853467 ps
T982 /workspace/coverage/cover_reg_top/10.lc_ctrl_csr_rw.3333871252 Jul 25 05:46:39 PM PDT 24 Jul 25 05:46:40 PM PDT 24 52288674 ps
T983 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_errors.3008096844 Jul 25 05:46:41 PM PDT 24 Jul 25 05:46:44 PM PDT 24 76362055 ps
T984 /workspace/coverage/cover_reg_top/2.lc_ctrl_same_csr_outstanding.1400367172 Jul 25 05:46:19 PM PDT 24 Jul 25 05:46:20 PM PDT 24 25431424 ps
T985 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_same_csr_outstanding.2199633852 Jul 25 05:46:34 PM PDT 24 Jul 25 05:46:35 PM PDT 24 16807340 ps
T986 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_rw.541335853 Jul 25 05:46:13 PM PDT 24 Jul 25 05:46:14 PM PDT 24 403936592 ps
T987 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2622458589 Jul 25 05:46:24 PM PDT 24 Jul 25 05:46:27 PM PDT 24 304778373 ps
T988 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_rw.3523573741 Jul 25 05:46:01 PM PDT 24 Jul 25 05:46:03 PM PDT 24 21547112 ps
T989 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_same_csr_outstanding.3370702902 Jul 25 05:46:15 PM PDT 24 Jul 25 05:46:16 PM PDT 24 30156929 ps
T137 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_intg_err.4077369459 Jul 25 05:46:42 PM PDT 24 Jul 25 05:46:46 PM PDT 24 151810642 ps
T143 /workspace/coverage/cover_reg_top/19.lc_ctrl_tl_intg_err.3263271915 Jul 25 05:46:49 PM PDT 24 Jul 25 05:46:53 PM PDT 24 348484750 ps
T990 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_bit_bash.3401043797 Jul 25 05:46:29 PM PDT 24 Jul 25 05:46:44 PM PDT 24 5235677681 ps
T991 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_rw.1118766691 Jul 25 05:46:41 PM PDT 24 Jul 25 05:46:42 PM PDT 24 45576099 ps
T992 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_hw_reset.3431059147 Jul 25 05:46:24 PM PDT 24 Jul 25 05:46:27 PM PDT 24 481903101 ps
T993 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_mem_rw_with_rand_reset.3467306197 Jul 25 05:46:46 PM PDT 24 Jul 25 05:46:47 PM PDT 24 20411152 ps
T994 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_aliasing.1325650181 Jul 25 05:46:24 PM PDT 24 Jul 25 05:46:30 PM PDT 24 590481200 ps
T995 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_errors.2186142501 Jul 25 05:46:45 PM PDT 24 Jul 25 05:46:48 PM PDT 24 88900009 ps
T996 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_bit_bash.3320349826 Jul 25 05:46:13 PM PDT 24 Jul 25 05:46:14 PM PDT 24 246440060 ps
T997 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_alert_test.2687463445 Jul 25 05:46:07 PM PDT 24 Jul 25 05:46:10 PM PDT 24 140227861 ps
T998 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_mem_rw_with_rand_reset.2149344305 Jul 25 05:46:39 PM PDT 24 Jul 25 05:46:41 PM PDT 24 24806187 ps
T999 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_rw.2386921977 Jul 25 05:46:40 PM PDT 24 Jul 25 05:46:41 PM PDT 24 56821982 ps
T1000 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_alert_test.2898656488 Jul 25 05:46:22 PM PDT 24 Jul 25 05:46:24 PM PDT 24 112129253 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%