Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.94 97.92 96.12 93.40 97.62 98.52 98.51 96.47


Total test records in report: 1005
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html

T811 /workspace/coverage/default/13.lc_ctrl_jtag_state_post_trans.2966789315 Aug 05 05:04:18 PM PDT 24 Aug 05 05:04:28 PM PDT 24 290806797 ps
T812 /workspace/coverage/default/27.lc_ctrl_sec_token_mux.476619309 Aug 05 05:04:45 PM PDT 24 Aug 05 05:05:08 PM PDT 24 2845960570 ps
T813 /workspace/coverage/default/22.lc_ctrl_alert_test.835934390 Aug 05 05:04:38 PM PDT 24 Aug 05 05:04:39 PM PDT 24 16511421 ps
T814 /workspace/coverage/default/10.lc_ctrl_volatile_unlock_smoke.3631507647 Aug 05 05:04:09 PM PDT 24 Aug 05 05:04:10 PM PDT 24 14168362 ps
T815 /workspace/coverage/default/41.lc_ctrl_sec_token_mux.2897268772 Aug 05 05:05:28 PM PDT 24 Aug 05 05:05:46 PM PDT 24 509705249 ps
T816 /workspace/coverage/default/22.lc_ctrl_volatile_unlock_smoke.3843789788 Aug 05 05:04:32 PM PDT 24 Aug 05 05:04:33 PM PDT 24 12505382 ps
T817 /workspace/coverage/default/33.lc_ctrl_prog_failure.3868169787 Aug 05 05:05:01 PM PDT 24 Aug 05 05:05:04 PM PDT 24 91360071 ps
T818 /workspace/coverage/default/13.lc_ctrl_jtag_prog_failure.2795302528 Aug 05 05:04:21 PM PDT 24 Aug 05 05:04:30 PM PDT 24 1092425212 ps
T819 /workspace/coverage/default/18.lc_ctrl_jtag_state_failure.2536690721 Aug 05 05:04:34 PM PDT 24 Aug 05 05:05:08 PM PDT 24 5431988609 ps
T820 /workspace/coverage/default/23.lc_ctrl_jtag_access.1748371680 Aug 05 05:04:40 PM PDT 24 Aug 05 05:04:52 PM PDT 24 1048224014 ps
T821 /workspace/coverage/default/13.lc_ctrl_security_escalation.2477105817 Aug 05 05:04:20 PM PDT 24 Aug 05 05:04:32 PM PDT 24 1251443121 ps
T152 /workspace/coverage/default/22.lc_ctrl_stress_all_with_rand_reset.2081195252 Aug 05 05:04:49 PM PDT 24 Aug 05 05:10:25 PM PDT 24 10364671112 ps
T822 /workspace/coverage/default/14.lc_ctrl_jtag_prog_failure.2373064310 Aug 05 05:04:32 PM PDT 24 Aug 05 05:04:37 PM PDT 24 353631893 ps
T823 /workspace/coverage/default/0.lc_ctrl_jtag_errors.1125883125 Aug 05 05:03:41 PM PDT 24 Aug 05 05:05:17 PM PDT 24 14128038558 ps
T824 /workspace/coverage/default/1.lc_ctrl_errors.2152016750 Aug 05 05:03:50 PM PDT 24 Aug 05 05:04:12 PM PDT 24 1736867925 ps
T825 /workspace/coverage/default/4.lc_ctrl_state_failure.1280183940 Aug 05 05:03:39 PM PDT 24 Aug 05 05:04:06 PM PDT 24 1604757431 ps
T826 /workspace/coverage/default/26.lc_ctrl_sec_token_digest.3434704826 Aug 05 05:04:57 PM PDT 24 Aug 05 05:05:09 PM PDT 24 427791551 ps
T827 /workspace/coverage/default/12.lc_ctrl_state_post_trans.4044307479 Aug 05 05:04:10 PM PDT 24 Aug 05 05:04:17 PM PDT 24 69260332 ps
T828 /workspace/coverage/default/17.lc_ctrl_jtag_errors.3291695932 Aug 05 05:04:26 PM PDT 24 Aug 05 05:05:01 PM PDT 24 13247946401 ps
T829 /workspace/coverage/default/21.lc_ctrl_stress_all.3481311727 Aug 05 05:04:49 PM PDT 24 Aug 05 05:06:21 PM PDT 24 8812767966 ps
T830 /workspace/coverage/default/2.lc_ctrl_volatile_unlock_smoke.2184162433 Aug 05 05:03:53 PM PDT 24 Aug 05 05:03:54 PM PDT 24 20615959 ps
T831 /workspace/coverage/default/25.lc_ctrl_errors.617080404 Aug 05 05:04:42 PM PDT 24 Aug 05 05:04:55 PM PDT 24 248544421 ps
T832 /workspace/coverage/default/25.lc_ctrl_alert_test.733525578 Aug 05 05:04:47 PM PDT 24 Aug 05 05:04:48 PM PDT 24 72687446 ps
T833 /workspace/coverage/default/18.lc_ctrl_alert_test.2399102233 Aug 05 05:04:28 PM PDT 24 Aug 05 05:04:29 PM PDT 24 22686781 ps
T834 /workspace/coverage/default/17.lc_ctrl_sec_mubi.991532971 Aug 05 05:04:36 PM PDT 24 Aug 05 05:04:47 PM PDT 24 1334442649 ps
T70 /workspace/coverage/default/8.lc_ctrl_jtag_smoke.1265826996 Aug 05 05:04:07 PM PDT 24 Aug 05 05:04:14 PM PDT 24 1084482855 ps
T835 /workspace/coverage/default/14.lc_ctrl_state_post_trans.1748896298 Aug 05 05:04:17 PM PDT 24 Aug 05 05:04:30 PM PDT 24 288775316 ps
T836 /workspace/coverage/default/31.lc_ctrl_state_failure.4207015572 Aug 05 05:05:03 PM PDT 24 Aug 05 05:05:33 PM PDT 24 276015476 ps
T837 /workspace/coverage/default/12.lc_ctrl_state_failure.1692198140 Aug 05 05:04:19 PM PDT 24 Aug 05 05:04:53 PM PDT 24 1276866318 ps
T838 /workspace/coverage/default/30.lc_ctrl_smoke.3041001983 Aug 05 05:04:59 PM PDT 24 Aug 05 05:05:05 PM PDT 24 87261536 ps
T839 /workspace/coverage/default/12.lc_ctrl_sec_mubi.551992794 Aug 05 05:04:09 PM PDT 24 Aug 05 05:04:22 PM PDT 24 778418774 ps
T840 /workspace/coverage/default/10.lc_ctrl_state_failure.3538037651 Aug 05 05:04:01 PM PDT 24 Aug 05 05:04:24 PM PDT 24 199002000 ps
T841 /workspace/coverage/default/2.lc_ctrl_jtag_errors.2550040072 Aug 05 05:03:41 PM PDT 24 Aug 05 05:04:16 PM PDT 24 2248334341 ps
T842 /workspace/coverage/default/17.lc_ctrl_state_failure.3561291766 Aug 05 05:04:21 PM PDT 24 Aug 05 05:04:39 PM PDT 24 647065405 ps
T843 /workspace/coverage/default/9.lc_ctrl_jtag_state_post_trans.2829863257 Aug 05 05:04:12 PM PDT 24 Aug 05 05:04:23 PM PDT 24 1298466464 ps
T844 /workspace/coverage/default/3.lc_ctrl_regwen_during_op.3852019436 Aug 05 05:03:40 PM PDT 24 Aug 05 05:03:50 PM PDT 24 2244083212 ps
T845 /workspace/coverage/default/29.lc_ctrl_stress_all.2466817125 Aug 05 05:04:53 PM PDT 24 Aug 05 05:06:27 PM PDT 24 4769484917 ps
T846 /workspace/coverage/default/40.lc_ctrl_prog_failure.3555311591 Aug 05 05:05:16 PM PDT 24 Aug 05 05:05:17 PM PDT 24 47652326 ps
T847 /workspace/coverage/default/12.lc_ctrl_jtag_smoke.2145052194 Aug 05 05:04:20 PM PDT 24 Aug 05 05:04:26 PM PDT 24 168035830 ps
T848 /workspace/coverage/default/17.lc_ctrl_jtag_state_failure.3963549724 Aug 05 05:04:36 PM PDT 24 Aug 05 05:05:24 PM PDT 24 1265082052 ps
T849 /workspace/coverage/default/1.lc_ctrl_sec_token_mux.2419625185 Aug 05 05:03:58 PM PDT 24 Aug 05 05:04:06 PM PDT 24 320799392 ps
T850 /workspace/coverage/default/1.lc_ctrl_jtag_state_post_trans.1474750645 Aug 05 05:03:45 PM PDT 24 Aug 05 05:03:56 PM PDT 24 1526969843 ps
T851 /workspace/coverage/default/1.lc_ctrl_alert_test.3164212 Aug 05 05:03:37 PM PDT 24 Aug 05 05:03:38 PM PDT 24 21823755 ps
T852 /workspace/coverage/default/10.lc_ctrl_sec_token_digest.3033485642 Aug 05 05:04:03 PM PDT 24 Aug 05 05:04:17 PM PDT 24 590328243 ps
T853 /workspace/coverage/default/15.lc_ctrl_jtag_state_failure.4277361985 Aug 05 05:04:22 PM PDT 24 Aug 05 05:05:24 PM PDT 24 1572337866 ps
T854 /workspace/coverage/default/27.lc_ctrl_prog_failure.792196012 Aug 05 05:05:18 PM PDT 24 Aug 05 05:05:20 PM PDT 24 563926405 ps
T855 /workspace/coverage/default/2.lc_ctrl_sec_token_digest.2019693806 Aug 05 05:03:59 PM PDT 24 Aug 05 05:04:11 PM PDT 24 414589481 ps
T856 /workspace/coverage/default/32.lc_ctrl_smoke.811937185 Aug 05 05:05:15 PM PDT 24 Aug 05 05:05:16 PM PDT 24 35362394 ps
T857 /workspace/coverage/default/30.lc_ctrl_errors.1681407057 Aug 05 05:05:03 PM PDT 24 Aug 05 05:05:18 PM PDT 24 353056945 ps
T858 /workspace/coverage/default/22.lc_ctrl_stress_all.332577716 Aug 05 05:04:41 PM PDT 24 Aug 05 05:10:38 PM PDT 24 21123196163 ps
T859 /workspace/coverage/default/21.lc_ctrl_state_failure.2862794539 Aug 05 05:04:30 PM PDT 24 Aug 05 05:04:56 PM PDT 24 1092327438 ps
T860 /workspace/coverage/default/29.lc_ctrl_security_escalation.3375591341 Aug 05 05:04:45 PM PDT 24 Aug 05 05:04:52 PM PDT 24 808946290 ps
T861 /workspace/coverage/default/6.lc_ctrl_alert_test.2639769148 Aug 05 05:03:55 PM PDT 24 Aug 05 05:03:56 PM PDT 24 14752633 ps
T862 /workspace/coverage/default/11.lc_ctrl_jtag_state_failure.1793149993 Aug 05 05:04:01 PM PDT 24 Aug 05 05:04:58 PM PDT 24 2231338596 ps
T863 /workspace/coverage/default/44.lc_ctrl_stress_all_with_rand_reset.1241711401 Aug 05 05:05:19 PM PDT 24 Aug 05 05:21:55 PM PDT 24 27237847635 ps
T864 /workspace/coverage/default/5.lc_ctrl_jtag_state_failure.3071433346 Aug 05 05:03:55 PM PDT 24 Aug 05 05:05:05 PM PDT 24 7094595810 ps
T865 /workspace/coverage/default/10.lc_ctrl_security_escalation.1982234851 Aug 05 05:04:23 PM PDT 24 Aug 05 05:04:37 PM PDT 24 2074913437 ps
T866 /workspace/coverage/default/6.lc_ctrl_sec_token_digest.3587778714 Aug 05 05:03:49 PM PDT 24 Aug 05 05:04:03 PM PDT 24 356951668 ps
T867 /workspace/coverage/default/8.lc_ctrl_jtag_prog_failure.147416796 Aug 05 05:04:03 PM PDT 24 Aug 05 05:04:11 PM PDT 24 1110206175 ps
T868 /workspace/coverage/default/29.lc_ctrl_sec_token_digest.2744656004 Aug 05 05:04:54 PM PDT 24 Aug 05 05:05:09 PM PDT 24 1488904718 ps
T869 /workspace/coverage/default/46.lc_ctrl_stress_all_with_rand_reset.2343943030 Aug 05 05:05:33 PM PDT 24 Aug 05 05:08:04 PM PDT 24 6544938056 ps
T870 /workspace/coverage/default/31.lc_ctrl_jtag_access.1216681088 Aug 05 05:05:03 PM PDT 24 Aug 05 05:05:13 PM PDT 24 7482297101 ps
T871 /workspace/coverage/default/3.lc_ctrl_volatile_unlock_smoke.3853087054 Aug 05 05:03:48 PM PDT 24 Aug 05 05:03:49 PM PDT 24 35510091 ps
T872 /workspace/coverage/default/43.lc_ctrl_jtag_access.2105964578 Aug 05 05:05:18 PM PDT 24 Aug 05 05:05:20 PM PDT 24 470463499 ps
T873 /workspace/coverage/default/11.lc_ctrl_prog_failure.1670027582 Aug 05 05:04:08 PM PDT 24 Aug 05 05:04:10 PM PDT 24 31252373 ps
T874 /workspace/coverage/default/41.lc_ctrl_prog_failure.3558309248 Aug 05 05:05:15 PM PDT 24 Aug 05 05:05:19 PM PDT 24 71262626 ps
T875 /workspace/coverage/default/15.lc_ctrl_jtag_state_post_trans.975618946 Aug 05 05:04:32 PM PDT 24 Aug 05 05:04:50 PM PDT 24 2178382618 ps
T195 /workspace/coverage/default/7.lc_ctrl_claim_transition_if.3534479028 Aug 05 05:03:51 PM PDT 24 Aug 05 05:03:52 PM PDT 24 10454672 ps
T876 /workspace/coverage/default/40.lc_ctrl_sec_token_mux.2289556544 Aug 05 05:05:29 PM PDT 24 Aug 05 05:05:39 PM PDT 24 1467529615 ps
T877 /workspace/coverage/default/41.lc_ctrl_sec_mubi.3464159268 Aug 05 05:05:16 PM PDT 24 Aug 05 05:05:30 PM PDT 24 284561686 ps
T109 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_errors.956129475 Aug 05 04:58:20 PM PDT 24 Aug 05 04:58:23 PM PDT 24 52963387 ps
T119 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_aliasing.4071180435 Aug 05 04:58:06 PM PDT 24 Aug 05 04:58:07 PM PDT 24 230366809 ps
T141 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_alert_test.664321202 Aug 05 04:58:09 PM PDT 24 Aug 05 04:58:11 PM PDT 24 116331159 ps
T105 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_errors.341185313 Aug 05 04:58:07 PM PDT 24 Aug 05 04:58:10 PM PDT 24 204367479 ps
T106 /workspace/coverage/cover_reg_top/6.lc_ctrl_tl_errors.1727339253 Aug 05 04:58:37 PM PDT 24 Aug 05 04:58:40 PM PDT 24 65105642 ps
T120 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_bit_bash.2752835092 Aug 05 04:58:13 PM PDT 24 Aug 05 04:58:15 PM PDT 24 59548966 ps
T121 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_mem_rw_with_rand_reset.2175465334 Aug 05 04:58:10 PM PDT 24 Aug 05 04:58:11 PM PDT 24 80146285 ps
T113 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_rw.4261108153 Aug 05 04:58:40 PM PDT 24 Aug 05 04:58:41 PM PDT 24 50620168 ps
T182 /workspace/coverage/cover_reg_top/12.lc_ctrl_same_csr_outstanding.1811982758 Aug 05 04:58:41 PM PDT 24 Aug 05 04:58:43 PM PDT 24 21953116 ps
T114 /workspace/coverage/cover_reg_top/8.lc_ctrl_same_csr_outstanding.1344120741 Aug 05 04:58:21 PM PDT 24 Aug 05 04:58:23 PM PDT 24 67654867 ps
T116 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1963904477 Aug 05 04:58:18 PM PDT 24 Aug 05 04:58:21 PM PDT 24 87677624 ps
T148 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_mem_rw_with_rand_reset.342020827 Aug 05 04:58:41 PM PDT 24 Aug 05 04:58:43 PM PDT 24 56904906 ps
T107 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_errors.2172765567 Aug 05 04:58:41 PM PDT 24 Aug 05 04:58:43 PM PDT 24 29463847 ps
T142 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_bit_bash.3714653935 Aug 05 04:58:27 PM PDT 24 Aug 05 04:58:36 PM PDT 24 832355061 ps
T878 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_alert_test.71225091 Aug 05 04:58:21 PM PDT 24 Aug 05 04:58:23 PM PDT 24 67515347 ps
T115 /workspace/coverage/cover_reg_top/0.lc_ctrl_same_csr_outstanding.415174436 Aug 05 04:58:41 PM PDT 24 Aug 05 04:58:43 PM PDT 24 191695179 ps
T137 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.4112019516 Aug 05 04:58:19 PM PDT 24 Aug 05 04:58:22 PM PDT 24 88667239 ps
T879 /workspace/coverage/cover_reg_top/7.lc_ctrl_csr_mem_rw_with_rand_reset.184424605 Aug 05 04:58:27 PM PDT 24 Aug 05 04:58:29 PM PDT 24 96504979 ps
T171 /workspace/coverage/cover_reg_top/12.lc_ctrl_csr_rw.2138452413 Aug 05 04:58:46 PM PDT 24 Aug 05 04:58:47 PM PDT 24 37497852 ps
T183 /workspace/coverage/cover_reg_top/1.lc_ctrl_same_csr_outstanding.3162472867 Aug 05 04:58:09 PM PDT 24 Aug 05 04:58:11 PM PDT 24 23692756 ps
T140 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1537723298 Aug 05 04:58:11 PM PDT 24 Aug 05 04:58:17 PM PDT 24 223543198 ps
T184 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_same_csr_outstanding.1099053087 Aug 05 04:58:46 PM PDT 24 Aug 05 04:58:47 PM PDT 24 23280195 ps
T110 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_intg_err.4254365061 Aug 05 04:58:19 PM PDT 24 Aug 05 04:58:21 PM PDT 24 1149354362 ps
T149 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_same_csr_outstanding.1342402404 Aug 05 04:58:30 PM PDT 24 Aug 05 04:58:32 PM PDT 24 98339562 ps
T172 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_rw.232458462 Aug 05 04:58:07 PM PDT 24 Aug 05 04:58:08 PM PDT 24 13274869 ps
T138 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_rw.1261581533 Aug 05 04:58:13 PM PDT 24 Aug 05 04:58:14 PM PDT 24 93362867 ps
T150 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_aliasing.398872726 Aug 05 04:58:15 PM PDT 24 Aug 05 04:58:16 PM PDT 24 396071078 ps
T111 /workspace/coverage/cover_reg_top/6.lc_ctrl_tl_intg_err.1944875823 Aug 05 04:58:28 PM PDT 24 Aug 05 04:58:31 PM PDT 24 47240291 ps
T880 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_rw.238322564 Aug 05 04:58:31 PM PDT 24 Aug 05 04:58:33 PM PDT 24 104454088 ps
T112 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_intg_err.1575474696 Aug 05 04:58:35 PM PDT 24 Aug 05 04:58:39 PM PDT 24 397558065 ps
T132 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_intg_err.2788913984 Aug 05 04:58:51 PM PDT 24 Aug 05 04:58:54 PM PDT 24 227373470 ps
T185 /workspace/coverage/cover_reg_top/14.lc_ctrl_same_csr_outstanding.980401819 Aug 05 04:58:26 PM PDT 24 Aug 05 04:58:27 PM PDT 24 104538624 ps
T131 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_intg_err.3017723951 Aug 05 04:58:34 PM PDT 24 Aug 05 04:58:37 PM PDT 24 586669421 ps
T881 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_hw_reset.925867967 Aug 05 04:58:21 PM PDT 24 Aug 05 04:58:22 PM PDT 24 51461961 ps
T186 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_same_csr_outstanding.2466751480 Aug 05 04:58:10 PM PDT 24 Aug 05 04:58:11 PM PDT 24 139145465 ps
T882 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_hw_reset.2361617241 Aug 05 04:58:25 PM PDT 24 Aug 05 04:58:27 PM PDT 24 112328680 ps
T173 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_rw.3162376814 Aug 05 04:58:46 PM PDT 24 Aug 05 04:58:47 PM PDT 24 11677250 ps
T883 /workspace/coverage/cover_reg_top/12.lc_ctrl_csr_mem_rw_with_rand_reset.4227678371 Aug 05 04:58:40 PM PDT 24 Aug 05 04:58:41 PM PDT 24 124119535 ps
T884 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_hw_reset.235079209 Aug 05 04:58:25 PM PDT 24 Aug 05 04:58:27 PM PDT 24 410476994 ps
T885 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_bit_bash.2910440887 Aug 05 04:58:28 PM PDT 24 Aug 05 04:58:43 PM PDT 24 628626438 ps
T886 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_hw_reset.1577803221 Aug 05 04:58:38 PM PDT 24 Aug 05 04:58:40 PM PDT 24 385142593 ps
T187 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_rw.3683548993 Aug 05 04:58:41 PM PDT 24 Aug 05 04:58:42 PM PDT 24 15610235 ps
T887 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_bit_bash.11738515 Aug 05 04:58:16 PM PDT 24 Aug 05 04:58:25 PM PDT 24 2356312904 ps
T888 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_aliasing.2798978 Aug 05 04:58:20 PM PDT 24 Aug 05 04:58:31 PM PDT 24 2160516752 ps
T139 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2976427116 Aug 05 04:58:13 PM PDT 24 Aug 05 04:58:15 PM PDT 24 60417679 ps
T889 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_rw.3001574199 Aug 05 04:58:29 PM PDT 24 Aug 05 04:58:30 PM PDT 24 28392200 ps
T174 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_rw.1254166067 Aug 05 04:58:43 PM PDT 24 Aug 05 04:58:44 PM PDT 24 46587013 ps
T890 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_bit_bash.2007172962 Aug 05 04:58:30 PM PDT 24 Aug 05 04:58:38 PM PDT 24 7558123281 ps
T133 /workspace/coverage/cover_reg_top/1.lc_ctrl_tl_intg_err.936119692 Aug 05 04:58:26 PM PDT 24 Aug 05 04:58:29 PM PDT 24 292004582 ps
T891 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_hw_reset.888624157 Aug 05 04:58:08 PM PDT 24 Aug 05 04:58:10 PM PDT 24 98534212 ps
T892 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_aliasing.3752638050 Aug 05 04:58:12 PM PDT 24 Aug 05 04:58:13 PM PDT 24 33508237 ps
T175 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_hw_reset.2264148678 Aug 05 04:58:18 PM PDT 24 Aug 05 04:58:19 PM PDT 24 38201398 ps
T893 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.558636697 Aug 05 04:58:38 PM PDT 24 Aug 05 04:58:42 PM PDT 24 122426444 ps
T129 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_intg_err.2250084514 Aug 05 04:58:20 PM PDT 24 Aug 05 04:58:23 PM PDT 24 677275812 ps
T117 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_intg_err.2885305135 Aug 05 04:58:29 PM PDT 24 Aug 05 04:58:36 PM PDT 24 80434894 ps
T176 /workspace/coverage/cover_reg_top/8.lc_ctrl_csr_rw.3893364657 Aug 05 04:58:23 PM PDT 24 Aug 05 04:58:24 PM PDT 24 15055981 ps
T894 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_bit_bash.3913197491 Aug 05 04:58:26 PM PDT 24 Aug 05 04:58:27 PM PDT 24 95036821 ps
T895 /workspace/coverage/cover_reg_top/19.lc_ctrl_same_csr_outstanding.3311299353 Aug 05 04:58:28 PM PDT 24 Aug 05 04:58:30 PM PDT 24 67656642 ps
T896 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_alert_test.2068818140 Aug 05 04:58:08 PM PDT 24 Aug 05 04:58:15 PM PDT 24 34629112 ps
T897 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_bit_bash.1419496135 Aug 05 04:58:05 PM PDT 24 Aug 05 04:58:07 PM PDT 24 21999888 ps
T134 /workspace/coverage/cover_reg_top/9.lc_ctrl_tl_intg_err.1222523346 Aug 05 04:58:43 PM PDT 24 Aug 05 04:58:46 PM PDT 24 57008773 ps
T898 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_rw.4139735193 Aug 05 04:58:48 PM PDT 24 Aug 05 04:58:49 PM PDT 24 45086395 ps
T899 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_alert_test.5203396 Aug 05 04:58:35 PM PDT 24 Aug 05 04:58:37 PM PDT 24 90098369 ps
T900 /workspace/coverage/cover_reg_top/3.lc_ctrl_same_csr_outstanding.1310955532 Aug 05 04:58:14 PM PDT 24 Aug 05 04:58:15 PM PDT 24 100408090 ps
T123 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_errors.3742093939 Aug 05 04:58:42 PM PDT 24 Aug 05 04:58:46 PM PDT 24 1507363228 ps
T177 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_rw.3752585056 Aug 05 04:58:46 PM PDT 24 Aug 05 04:58:48 PM PDT 24 49553255 ps
T901 /workspace/coverage/cover_reg_top/17.lc_ctrl_same_csr_outstanding.4142900761 Aug 05 04:58:21 PM PDT 24 Aug 05 04:58:22 PM PDT 24 16251984 ps
T902 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_mem_rw_with_rand_reset.279520883 Aug 05 04:58:32 PM PDT 24 Aug 05 04:58:34 PM PDT 24 35324594 ps
T903 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_intg_err.3338537968 Aug 05 04:58:27 PM PDT 24 Aug 05 04:58:29 PM PDT 24 180935815 ps
T904 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2893779346 Aug 05 04:58:26 PM PDT 24 Aug 05 04:58:30 PM PDT 24 214290468 ps
T905 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_rw.4235360272 Aug 05 04:58:40 PM PDT 24 Aug 05 04:58:41 PM PDT 24 51502895 ps
T906 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_aliasing.677653680 Aug 05 04:58:37 PM PDT 24 Aug 05 04:58:47 PM PDT 24 3145461944 ps
T907 /workspace/coverage/cover_reg_top/5.lc_ctrl_same_csr_outstanding.214699483 Aug 05 04:58:12 PM PDT 24 Aug 05 04:58:14 PM PDT 24 198833571 ps
T908 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_same_csr_outstanding.2342746860 Aug 05 04:58:11 PM PDT 24 Aug 05 04:58:12 PM PDT 24 42059955 ps
T909 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_hw_reset.4158327532 Aug 05 04:58:36 PM PDT 24 Aug 05 04:58:38 PM PDT 24 17962249 ps
T910 /workspace/coverage/cover_reg_top/10.lc_ctrl_csr_rw.2944944007 Aug 05 04:58:24 PM PDT 24 Aug 05 04:58:26 PM PDT 24 28597516 ps
T122 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_intg_err.2632971515 Aug 05 04:58:16 PM PDT 24 Aug 05 04:58:19 PM PDT 24 112054113 ps
T911 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_mem_rw_with_rand_reset.993519496 Aug 05 04:58:11 PM PDT 24 Aug 05 04:58:13 PM PDT 24 58175966 ps
T912 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_mem_rw_with_rand_reset.3355649910 Aug 05 04:58:04 PM PDT 24 Aug 05 04:58:05 PM PDT 24 37252087 ps
T125 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_intg_err.4203088332 Aug 05 04:58:27 PM PDT 24 Aug 05 04:58:30 PM PDT 24 114290509 ps
T913 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_same_csr_outstanding.2778745564 Aug 05 04:58:31 PM PDT 24 Aug 05 04:58:32 PM PDT 24 20886444 ps
T124 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_errors.111882490 Aug 05 04:58:35 PM PDT 24 Aug 05 04:58:39 PM PDT 24 53004420 ps
T914 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_rw.3011193324 Aug 05 04:58:40 PM PDT 24 Aug 05 04:58:41 PM PDT 24 23320370 ps
T915 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_mem_rw_with_rand_reset.741518800 Aug 05 04:58:39 PM PDT 24 Aug 05 04:58:41 PM PDT 24 35960642 ps
T916 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_errors.2751129004 Aug 05 04:58:34 PM PDT 24 Aug 05 04:58:38 PM PDT 24 124764152 ps
T917 /workspace/coverage/cover_reg_top/10.lc_ctrl_same_csr_outstanding.21362851 Aug 05 04:58:46 PM PDT 24 Aug 05 04:58:47 PM PDT 24 59329617 ps
T918 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_bit_bash.2093287628 Aug 05 04:58:25 PM PDT 24 Aug 05 04:58:33 PM PDT 24 1389389620 ps
T919 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_rw.2400921748 Aug 05 04:58:09 PM PDT 24 Aug 05 04:58:10 PM PDT 24 14677668 ps
T920 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_mem_rw_with_rand_reset.3468290009 Aug 05 04:58:39 PM PDT 24 Aug 05 04:58:41 PM PDT 24 205873406 ps
T921 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_alert_test.2227794458 Aug 05 04:58:37 PM PDT 24 Aug 05 04:58:38 PM PDT 24 188512189 ps
T922 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_same_csr_outstanding.1138465072 Aug 05 04:58:09 PM PDT 24 Aug 05 04:58:10 PM PDT 24 30877401 ps
T923 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_bit_bash.3925493223 Aug 05 04:58:24 PM PDT 24 Aug 05 04:58:30 PM PDT 24 427429623 ps
T924 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_same_csr_outstanding.281666826 Aug 05 04:58:26 PM PDT 24 Aug 05 04:58:27 PM PDT 24 41627074 ps
T925 /workspace/coverage/cover_reg_top/7.lc_ctrl_same_csr_outstanding.719434514 Aug 05 04:58:21 PM PDT 24 Aug 05 04:58:28 PM PDT 24 137342619 ps
T926 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_hw_reset.3642217360 Aug 05 04:58:26 PM PDT 24 Aug 05 04:58:28 PM PDT 24 591803777 ps
T927 /workspace/coverage/cover_reg_top/13.lc_ctrl_same_csr_outstanding.3180626765 Aug 05 04:58:30 PM PDT 24 Aug 05 04:58:31 PM PDT 24 55311253 ps
T928 /workspace/coverage/cover_reg_top/9.lc_ctrl_same_csr_outstanding.2186555329 Aug 05 04:58:34 PM PDT 24 Aug 05 04:58:35 PM PDT 24 32739422 ps
T929 /workspace/coverage/cover_reg_top/2.lc_ctrl_same_csr_outstanding.3421770660 Aug 05 04:58:07 PM PDT 24 Aug 05 04:58:08 PM PDT 24 23378435 ps
T930 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_rw.3417223639 Aug 05 04:58:13 PM PDT 24 Aug 05 04:58:15 PM PDT 24 59328208 ps
T931 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_mem_rw_with_rand_reset.1943750540 Aug 05 04:58:21 PM PDT 24 Aug 05 04:58:22 PM PDT 24 25578499 ps
T932 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_rw.1324800607 Aug 05 04:58:32 PM PDT 24 Aug 05 04:58:34 PM PDT 24 123784309 ps
T933 /workspace/coverage/cover_reg_top/15.lc_ctrl_same_csr_outstanding.1357142937 Aug 05 04:58:21 PM PDT 24 Aug 05 04:58:22 PM PDT 24 75786029 ps
T934 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_errors.3026796070 Aug 05 04:58:17 PM PDT 24 Aug 05 04:58:20 PM PDT 24 87639472 ps
T935 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_alert_test.3218051688 Aug 05 04:58:11 PM PDT 24 Aug 05 04:58:13 PM PDT 24 53865465 ps
T178 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_rw.40900749 Aug 05 04:58:25 PM PDT 24 Aug 05 04:58:26 PM PDT 24 14498462 ps
T127 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_intg_err.341047993 Aug 05 04:58:43 PM PDT 24 Aug 05 04:58:46 PM PDT 24 121276949 ps
T936 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1615158258 Aug 05 04:58:10 PM PDT 24 Aug 05 04:58:12 PM PDT 24 137668423 ps
T937 /workspace/coverage/cover_reg_top/4.lc_ctrl_tl_errors.2228743183 Aug 05 04:58:10 PM PDT 24 Aug 05 04:58:13 PM PDT 24 207321878 ps
T938 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_rw.243556074 Aug 05 04:58:10 PM PDT 24 Aug 05 04:58:11 PM PDT 24 115536732 ps
T939 /workspace/coverage/cover_reg_top/11.lc_ctrl_same_csr_outstanding.2142227539 Aug 05 04:58:26 PM PDT 24 Aug 05 04:58:27 PM PDT 24 81290417 ps
T940 /workspace/coverage/cover_reg_top/7.lc_ctrl_csr_rw.1386993225 Aug 05 04:58:17 PM PDT 24 Aug 05 04:58:18 PM PDT 24 55121343 ps
T941 /workspace/coverage/cover_reg_top/9.lc_ctrl_tl_errors.950874701 Aug 05 04:58:38 PM PDT 24 Aug 05 04:58:41 PM PDT 24 304699171 ps
T942 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_rw.3196981184 Aug 05 04:58:43 PM PDT 24 Aug 05 04:58:44 PM PDT 24 52458612 ps
T943 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_mem_rw_with_rand_reset.569979751 Aug 05 04:58:11 PM PDT 24 Aug 05 04:58:12 PM PDT 24 19641006 ps
T944 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_rw.3554984131 Aug 05 04:58:24 PM PDT 24 Aug 05 04:58:26 PM PDT 24 496545310 ps
T945 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_mem_rw_with_rand_reset.3217219212 Aug 05 04:58:36 PM PDT 24 Aug 05 04:58:38 PM PDT 24 83809501 ps
T946 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_aliasing.31370703 Aug 05 04:58:11 PM PDT 24 Aug 05 04:58:13 PM PDT 24 418609963 ps
T947 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_rw.3877220661 Aug 05 04:58:10 PM PDT 24 Aug 05 04:58:11 PM PDT 24 60332892 ps
T948 /workspace/coverage/cover_reg_top/8.lc_ctrl_csr_mem_rw_with_rand_reset.2940578677 Aug 05 04:58:27 PM PDT 24 Aug 05 04:58:28 PM PDT 24 100437242 ps
T949 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_errors.39592715 Aug 05 04:58:30 PM PDT 24 Aug 05 04:58:31 PM PDT 24 291042410 ps
T950 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_aliasing.2459636210 Aug 05 04:58:19 PM PDT 24 Aug 05 04:58:22 PM PDT 24 829082184 ps
T951 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_aliasing.607767455 Aug 05 04:58:35 PM PDT 24 Aug 05 04:58:41 PM PDT 24 2110654607 ps
T952 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_errors.3785916802 Aug 05 04:58:27 PM PDT 24 Aug 05 04:58:31 PM PDT 24 157333396 ps
T953 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_bit_bash.3058925553 Aug 05 04:58:17 PM PDT 24 Aug 05 04:58:34 PM PDT 24 698889866 ps
T118 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_intg_err.1467320601 Aug 05 04:58:10 PM PDT 24 Aug 05 04:58:13 PM PDT 24 210241293 ps
T954 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_same_csr_outstanding.1507459044 Aug 05 04:58:20 PM PDT 24 Aug 05 04:58:21 PM PDT 24 20787736 ps
T955 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_errors.1349692535 Aug 05 04:58:24 PM PDT 24 Aug 05 04:58:27 PM PDT 24 168708021 ps
T956 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_mem_rw_with_rand_reset.1553707128 Aug 05 04:58:24 PM PDT 24 Aug 05 04:58:26 PM PDT 24 637399926 ps
T957 /workspace/coverage/cover_reg_top/6.lc_ctrl_same_csr_outstanding.1588939609 Aug 05 04:58:37 PM PDT 24 Aug 05 04:58:38 PM PDT 24 88839419 ps
T958 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_aliasing.1102507596 Aug 05 04:58:36 PM PDT 24 Aug 05 04:58:49 PM PDT 24 5407039924 ps
T959 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_hw_reset.71185824 Aug 05 04:58:32 PM PDT 24 Aug 05 04:58:34 PM PDT 24 343321134 ps
T960 /workspace/coverage/cover_reg_top/18.lc_ctrl_same_csr_outstanding.2265962656 Aug 05 04:58:28 PM PDT 24 Aug 05 04:58:29 PM PDT 24 130767375 ps
T961 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_bit_bash.2942875857 Aug 05 04:58:21 PM PDT 24 Aug 05 04:59:10 PM PDT 24 2326526697 ps
T962 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_rw.3545994538 Aug 05 04:58:10 PM PDT 24 Aug 05 04:58:11 PM PDT 24 39882454 ps
T963 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_aliasing.1256609116 Aug 05 04:58:11 PM PDT 24 Aug 05 04:58:15 PM PDT 24 1455850153 ps
T964 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_rw.3922979918 Aug 05 04:58:27 PM PDT 24 Aug 05 04:58:30 PM PDT 24 189307590 ps
T965 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_same_csr_outstanding.2404392625 Aug 05 04:58:30 PM PDT 24 Aug 05 04:58:32 PM PDT 24 19896764 ps
T966 /workspace/coverage/cover_reg_top/1.lc_ctrl_tl_errors.871575815 Aug 05 04:58:18 PM PDT 24 Aug 05 04:58:20 PM PDT 24 35957207 ps
T967 /workspace/coverage/cover_reg_top/4.lc_ctrl_same_csr_outstanding.4104846963 Aug 05 04:58:22 PM PDT 24 Aug 05 04:58:24 PM PDT 24 16217806 ps
T128 /workspace/coverage/cover_reg_top/19.lc_ctrl_tl_intg_err.3474076212 Aug 05 04:58:22 PM PDT 24 Aug 05 04:58:26 PM PDT 24 1935456302 ps
T968 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_mem_rw_with_rand_reset.3104459595 Aug 05 04:58:12 PM PDT 24 Aug 05 04:58:14 PM PDT 24 23888405 ps
T969 /workspace/coverage/cover_reg_top/19.lc_ctrl_tl_errors.1555650745 Aug 05 04:58:44 PM PDT 24 Aug 05 04:58:46 PM PDT 24 53742650 ps
T126 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_intg_err.3194313553 Aug 05 04:58:30 PM PDT 24 Aug 05 04:58:32 PM PDT 24 757597805 ps
T970 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_bit_bash.3035635634 Aug 05 04:58:34 PM PDT 24 Aug 05 04:58:36 PM PDT 24 75121518 ps
T971 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.263525780 Aug 05 04:58:14 PM PDT 24 Aug 05 04:58:16 PM PDT 24 147134373 ps
T130 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_intg_err.1796562408 Aug 05 04:58:14 PM PDT 24 Aug 05 04:58:17 PM PDT 24 244382572 ps
T972 /workspace/coverage/cover_reg_top/16.lc_ctrl_same_csr_outstanding.2562270022 Aug 05 04:58:36 PM PDT 24 Aug 05 04:58:37 PM PDT 24 34586773 ps
T973 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_hw_reset.2371007460 Aug 05 04:58:21 PM PDT 24 Aug 05 04:58:22 PM PDT 24 20266756 ps
T974 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_aliasing.3447762778 Aug 05 04:58:06 PM PDT 24 Aug 05 04:58:14 PM PDT 24 730269087 ps
T179 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_rw.1522943458 Aug 05 04:58:17 PM PDT 24 Aug 05 04:58:18 PM PDT 24 15791026 ps
T136 /workspace/coverage/cover_reg_top/4.lc_ctrl_tl_intg_err.1906509417 Aug 05 04:58:22 PM PDT 24 Aug 05 04:58:24 PM PDT 24 429318006 ps
T975 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_alert_test.2269991671 Aug 05 04:58:38 PM PDT 24 Aug 05 04:58:40 PM PDT 24 53811740 ps
T976 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_aliasing.1910651343 Aug 05 04:58:13 PM PDT 24 Aug 05 04:58:18 PM PDT 24 584280746 ps
T977 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_alert_test.1315793282 Aug 05 04:58:18 PM PDT 24 Aug 05 04:58:24 PM PDT 24 48370287 ps
T978 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_rw.3080978234 Aug 05 04:58:13 PM PDT 24 Aug 05 04:58:15 PM PDT 24 140595471 ps
T979 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_errors.3862352789 Aug 05 04:58:07 PM PDT 24 Aug 05 04:58:10 PM PDT 24 131657258 ps
T180 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_hw_reset.3148683056 Aug 05 04:58:09 PM PDT 24 Aug 05 04:58:10 PM PDT 24 32897605 ps
T980 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1006368344 Aug 05 04:58:12 PM PDT 24 Aug 05 04:58:14 PM PDT 24 51500154 ps
T981 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_aliasing.534583113 Aug 05 04:58:22 PM PDT 24 Aug 05 04:58:30 PM PDT 24 1972792244 ps
T982 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_hw_reset.1402906645 Aug 05 04:58:13 PM PDT 24 Aug 05 04:58:16 PM PDT 24 189131982 ps
T983 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1777018516 Aug 05 04:58:28 PM PDT 24 Aug 05 04:58:32 PM PDT 24 104651541 ps
T984 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_aliasing.3231348601 Aug 05 04:58:26 PM PDT 24 Aug 05 04:58:41 PM PDT 24 1173364469 ps
T985 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_mem_rw_with_rand_reset.3789481755 Aug 05 04:58:27 PM PDT 24 Aug 05 04:58:29 PM PDT 24 47765347 ps
T986 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_mem_rw_with_rand_reset.2740312190 Aug 05 04:58:29 PM PDT 24 Aug 05 04:58:30 PM PDT 24 127540483 ps
T987 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_errors.4064916982 Aug 05 04:58:34 PM PDT 24 Aug 05 04:58:37 PM PDT 24 72181595 ps
T988 /workspace/coverage/cover_reg_top/10.lc_ctrl_csr_mem_rw_with_rand_reset.1232835712 Aug 05 04:58:20 PM PDT 24 Aug 05 04:58:22 PM PDT 24 113908174 ps
T989 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_mem_rw_with_rand_reset.2363480344 Aug 05 04:58:36 PM PDT 24 Aug 05 04:58:37 PM PDT 24 20038775 ps
T990 /workspace/coverage/cover_reg_top/12.lc_ctrl_tl_intg_err.3631771394 Aug 05 04:58:42 PM PDT 24 Aug 05 04:58:44 PM PDT 24 262431787 ps
T991 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_rw.303785733 Aug 05 04:58:13 PM PDT 24 Aug 05 04:58:14 PM PDT 24 27082089 ps
T992 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_alert_test.3846743466 Aug 05 04:58:11 PM PDT 24 Aug 05 04:58:15 PM PDT 24 382884101 ps
T993 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_mem_rw_with_rand_reset.829586285 Aug 05 04:58:44 PM PDT 24 Aug 05 04:58:45 PM PDT 24 66205522 ps
T181 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_aliasing.1076852792 Aug 05 04:58:19 PM PDT 24 Aug 05 04:58:20 PM PDT 24 19628966 ps
T994 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_bit_bash.3680130699 Aug 05 04:58:32 PM PDT 24 Aug 05 04:58:34 PM PDT 24 52804051 ps
T995 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_errors.3426368942 Aug 05 04:58:15 PM PDT 24 Aug 05 04:58:21 PM PDT 24 156325622 ps
T135 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_intg_err.1551487491 Aug 05 04:58:37 PM PDT 24 Aug 05 04:58:39 PM PDT 24 58419327 ps
T996 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_rw.1849072469 Aug 05 04:58:13 PM PDT 24 Aug 05 04:58:14 PM PDT 24 87753084 ps
T997 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_same_csr_outstanding.424895809 Aug 05 04:58:28 PM PDT 24 Aug 05 04:58:29 PM PDT 24 61833555 ps
T998 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_errors.3276780604 Aug 05 04:58:39 PM PDT 24 Aug 05 04:58:41 PM PDT 24 73299434 ps
T999 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_hw_reset.2541370343 Aug 05 04:58:18 PM PDT 24 Aug 05 04:58:24 PM PDT 24 997779350 ps
T1000 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_hw_reset.643047646 Aug 05 04:58:27 PM PDT 24 Aug 05 04:58:30 PM PDT 24 166490353 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%