Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.90 97.92 95.84 93.40 97.62 98.52 98.51 96.47


Total test records in report: 1002
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html
T809 /workspace/coverage/default/12.lc_ctrl_alert_test.3614989788 Aug 06 06:55:19 PM PDT 24 Aug 06 06:55:20 PM PDT 24 48934332 ps
T810 /workspace/coverage/default/24.lc_ctrl_sec_token_mux.1720838105 Aug 06 06:56:06 PM PDT 24 Aug 06 06:56:15 PM PDT 24 1023860412 ps
T811 /workspace/coverage/default/47.lc_ctrl_security_escalation.3032101977 Aug 06 06:56:58 PM PDT 24 Aug 06 06:57:07 PM PDT 24 345774852 ps
T812 /workspace/coverage/default/18.lc_ctrl_security_escalation.953837138 Aug 06 06:55:48 PM PDT 24 Aug 06 06:55:58 PM PDT 24 1088301220 ps
T813 /workspace/coverage/default/49.lc_ctrl_sec_token_digest.3071948633 Aug 06 06:57:10 PM PDT 24 Aug 06 06:57:24 PM PDT 24 609301931 ps
T814 /workspace/coverage/default/28.lc_ctrl_volatile_unlock_smoke.2844241568 Aug 06 06:56:06 PM PDT 24 Aug 06 06:56:07 PM PDT 24 12479848 ps
T815 /workspace/coverage/default/9.lc_ctrl_jtag_smoke.244121527 Aug 06 06:55:04 PM PDT 24 Aug 06 06:55:09 PM PDT 24 1802075610 ps
T816 /workspace/coverage/default/34.lc_ctrl_stress_all_with_rand_reset.1919961470 Aug 06 06:56:20 PM PDT 24 Aug 06 06:59:05 PM PDT 24 8595564171 ps
T817 /workspace/coverage/default/41.lc_ctrl_sec_mubi.1110190394 Aug 06 06:56:54 PM PDT 24 Aug 06 06:57:06 PM PDT 24 1935981733 ps
T818 /workspace/coverage/default/5.lc_ctrl_jtag_access.4029176653 Aug 06 06:55:07 PM PDT 24 Aug 06 06:55:09 PM PDT 24 80919724 ps
T819 /workspace/coverage/default/18.lc_ctrl_jtag_access.2298281453 Aug 06 06:55:49 PM PDT 24 Aug 06 06:55:53 PM PDT 24 107008493 ps
T820 /workspace/coverage/default/30.lc_ctrl_volatile_unlock_smoke.3308819375 Aug 06 06:56:12 PM PDT 24 Aug 06 06:56:13 PM PDT 24 37331518 ps
T821 /workspace/coverage/default/11.lc_ctrl_smoke.2980204742 Aug 06 06:55:18 PM PDT 24 Aug 06 06:55:21 PM PDT 24 49599844 ps
T822 /workspace/coverage/default/16.lc_ctrl_state_failure.2825797754 Aug 06 06:55:21 PM PDT 24 Aug 06 06:55:47 PM PDT 24 1194999957 ps
T823 /workspace/coverage/default/44.lc_ctrl_state_failure.3162697725 Aug 06 06:56:52 PM PDT 24 Aug 06 06:57:20 PM PDT 24 2381633603 ps
T824 /workspace/coverage/default/36.lc_ctrl_state_post_trans.428948819 Aug 06 06:56:29 PM PDT 24 Aug 06 06:56:32 PM PDT 24 73599786 ps
T825 /workspace/coverage/default/47.lc_ctrl_state_post_trans.3845617711 Aug 06 06:56:53 PM PDT 24 Aug 06 06:56:59 PM PDT 24 238464131 ps
T826 /workspace/coverage/default/30.lc_ctrl_state_failure.2432093800 Aug 06 06:56:05 PM PDT 24 Aug 06 06:56:24 PM PDT 24 182150471 ps
T827 /workspace/coverage/default/38.lc_ctrl_state_post_trans.3460130680 Aug 06 06:56:42 PM PDT 24 Aug 06 06:56:50 PM PDT 24 76417962 ps
T828 /workspace/coverage/default/14.lc_ctrl_smoke.1585413648 Aug 06 06:55:21 PM PDT 24 Aug 06 06:55:24 PM PDT 24 108801520 ps
T829 /workspace/coverage/default/12.lc_ctrl_security_escalation.1977924213 Aug 06 06:55:18 PM PDT 24 Aug 06 06:55:31 PM PDT 24 706101649 ps
T830 /workspace/coverage/default/6.lc_ctrl_smoke.457203448 Aug 06 06:55:04 PM PDT 24 Aug 06 06:55:07 PM PDT 24 107608382 ps
T831 /workspace/coverage/default/44.lc_ctrl_smoke.1906857259 Aug 06 06:56:52 PM PDT 24 Aug 06 06:56:55 PM PDT 24 190099347 ps
T832 /workspace/coverage/default/21.lc_ctrl_sec_token_mux.384927630 Aug 06 06:55:56 PM PDT 24 Aug 06 06:56:07 PM PDT 24 1140713125 ps
T833 /workspace/coverage/default/42.lc_ctrl_smoke.2981151440 Aug 06 06:56:50 PM PDT 24 Aug 06 06:56:52 PM PDT 24 172439369 ps
T834 /workspace/coverage/default/0.lc_ctrl_sec_token_mux.4256507311 Aug 06 06:54:26 PM PDT 24 Aug 06 06:54:33 PM PDT 24 218889373 ps
T835 /workspace/coverage/default/12.lc_ctrl_state_post_trans.376537091 Aug 06 06:55:19 PM PDT 24 Aug 06 06:55:22 PM PDT 24 323365980 ps
T836 /workspace/coverage/default/11.lc_ctrl_jtag_smoke.4191316815 Aug 06 06:55:19 PM PDT 24 Aug 06 06:55:25 PM PDT 24 1763209483 ps
T837 /workspace/coverage/default/33.lc_ctrl_stress_all.2708910851 Aug 06 06:56:19 PM PDT 24 Aug 06 06:57:51 PM PDT 24 4340879249 ps
T838 /workspace/coverage/default/27.lc_ctrl_state_failure.3460086489 Aug 06 06:56:07 PM PDT 24 Aug 06 06:56:23 PM PDT 24 150524822 ps
T839 /workspace/coverage/default/14.lc_ctrl_sec_token_mux.1080595018 Aug 06 06:55:18 PM PDT 24 Aug 06 06:55:31 PM PDT 24 670657776 ps
T87 /workspace/coverage/default/23.lc_ctrl_smoke.1359614616 Aug 06 06:55:50 PM PDT 24 Aug 06 06:55:53 PM PDT 24 58836803 ps
T840 /workspace/coverage/default/16.lc_ctrl_jtag_state_post_trans.2198563946 Aug 06 06:55:50 PM PDT 24 Aug 06 06:56:04 PM PDT 24 429487084 ps
T841 /workspace/coverage/default/6.lc_ctrl_regwen_during_op.2446440390 Aug 06 06:54:58 PM PDT 24 Aug 06 06:55:05 PM PDT 24 242455552 ps
T842 /workspace/coverage/default/12.lc_ctrl_jtag_state_post_trans.3039697157 Aug 06 06:55:19 PM PDT 24 Aug 06 06:55:27 PM PDT 24 2633448703 ps
T843 /workspace/coverage/default/33.lc_ctrl_jtag_access.388733944 Aug 06 06:56:18 PM PDT 24 Aug 06 06:56:29 PM PDT 24 674633334 ps
T844 /workspace/coverage/default/10.lc_ctrl_state_post_trans.601604453 Aug 06 06:55:06 PM PDT 24 Aug 06 06:55:15 PM PDT 24 142239661 ps
T845 /workspace/coverage/default/20.lc_ctrl_smoke.2100164098 Aug 06 06:55:53 PM PDT 24 Aug 06 06:55:54 PM PDT 24 41031154 ps
T846 /workspace/coverage/default/49.lc_ctrl_stress_all.2213754322 Aug 06 06:57:15 PM PDT 24 Aug 06 07:00:56 PM PDT 24 4754348534 ps
T847 /workspace/coverage/default/31.lc_ctrl_errors.1501832063 Aug 06 06:56:20 PM PDT 24 Aug 06 06:56:34 PM PDT 24 1605903556 ps
T848 /workspace/coverage/default/29.lc_ctrl_volatile_unlock_smoke.3276698810 Aug 06 06:56:12 PM PDT 24 Aug 06 06:56:14 PM PDT 24 26345343 ps
T849 /workspace/coverage/default/30.lc_ctrl_stress_all_with_rand_reset.3554865390 Aug 06 06:56:11 PM PDT 24 Aug 06 06:57:26 PM PDT 24 15154568717 ps
T850 /workspace/coverage/default/8.lc_ctrl_claim_transition_if.3826606550 Aug 06 06:55:02 PM PDT 24 Aug 06 06:55:03 PM PDT 24 16540798 ps
T53 /workspace/coverage/default/19.lc_ctrl_stress_all.2882415030 Aug 06 06:55:53 PM PDT 24 Aug 06 06:57:44 PM PDT 24 38688400563 ps
T851 /workspace/coverage/default/4.lc_ctrl_state_post_trans.3080905611 Aug 06 06:54:35 PM PDT 24 Aug 06 06:54:44 PM PDT 24 49170197 ps
T852 /workspace/coverage/default/36.lc_ctrl_errors.9681582 Aug 06 06:56:30 PM PDT 24 Aug 06 06:56:48 PM PDT 24 710654032 ps
T853 /workspace/coverage/default/35.lc_ctrl_errors.1944739161 Aug 06 06:56:19 PM PDT 24 Aug 06 06:56:29 PM PDT 24 478591063 ps
T854 /workspace/coverage/default/14.lc_ctrl_alert_test.1028637017 Aug 06 06:55:20 PM PDT 24 Aug 06 06:55:21 PM PDT 24 68607955 ps
T855 /workspace/coverage/default/33.lc_ctrl_sec_token_mux.3760057618 Aug 06 06:56:23 PM PDT 24 Aug 06 06:56:37 PM PDT 24 1534956304 ps
T856 /workspace/coverage/default/44.lc_ctrl_sec_token_digest.279331240 Aug 06 06:56:52 PM PDT 24 Aug 06 06:57:25 PM PDT 24 5442892636 ps
T857 /workspace/coverage/default/23.lc_ctrl_stress_all.247381195 Aug 06 06:56:04 PM PDT 24 Aug 06 06:56:56 PM PDT 24 3425479150 ps
T858 /workspace/coverage/default/16.lc_ctrl_security_escalation.2224078384 Aug 06 06:55:26 PM PDT 24 Aug 06 06:55:35 PM PDT 24 1779376892 ps
T859 /workspace/coverage/default/6.lc_ctrl_stress_all_with_rand_reset.2025962566 Aug 06 06:54:58 PM PDT 24 Aug 06 07:13:38 PM PDT 24 36877235501 ps
T860 /workspace/coverage/default/11.lc_ctrl_prog_failure.443432533 Aug 06 06:55:20 PM PDT 24 Aug 06 06:55:24 PM PDT 24 310840629 ps
T861 /workspace/coverage/default/3.lc_ctrl_jtag_smoke.184597030 Aug 06 06:54:32 PM PDT 24 Aug 06 06:54:37 PM PDT 24 172613336 ps
T862 /workspace/coverage/default/4.lc_ctrl_jtag_prog_failure.1598612848 Aug 06 06:54:36 PM PDT 24 Aug 06 06:54:43 PM PDT 24 848609433 ps
T863 /workspace/coverage/default/49.lc_ctrl_state_failure.2057667928 Aug 06 06:57:09 PM PDT 24 Aug 06 06:57:30 PM PDT 24 399887494 ps
T864 /workspace/coverage/default/9.lc_ctrl_sec_token_mux.1755433026 Aug 06 06:55:09 PM PDT 24 Aug 06 06:55:19 PM PDT 24 531037492 ps
T865 /workspace/coverage/default/3.lc_ctrl_jtag_regwen_during_op.73456402 Aug 06 06:54:32 PM PDT 24 Aug 06 06:54:43 PM PDT 24 2458831548 ps
T88 /workspace/coverage/default/18.lc_ctrl_smoke.255738689 Aug 06 06:55:49 PM PDT 24 Aug 06 06:55:52 PM PDT 24 39265945 ps
T866 /workspace/coverage/default/5.lc_ctrl_sec_token_mux.673905711 Aug 06 06:55:03 PM PDT 24 Aug 06 06:55:13 PM PDT 24 458882046 ps
T867 /workspace/coverage/default/40.lc_ctrl_sec_token_mux.2927171861 Aug 06 06:56:35 PM PDT 24 Aug 06 06:56:52 PM PDT 24 1996204054 ps
T868 /workspace/coverage/default/30.lc_ctrl_jtag_access.2325444331 Aug 06 06:56:12 PM PDT 24 Aug 06 06:56:19 PM PDT 24 1735611716 ps
T869 /workspace/coverage/default/36.lc_ctrl_jtag_access.4148712959 Aug 06 06:56:25 PM PDT 24 Aug 06 06:56:34 PM PDT 24 2851480484 ps
T870 /workspace/coverage/default/24.lc_ctrl_state_failure.671339076 Aug 06 06:56:00 PM PDT 24 Aug 06 06:56:33 PM PDT 24 1496813085 ps
T871 /workspace/coverage/default/6.lc_ctrl_stress_all.1630715894 Aug 06 06:54:59 PM PDT 24 Aug 06 06:59:46 PM PDT 24 9486430224 ps
T872 /workspace/coverage/default/1.lc_ctrl_alert_test.1085314826 Aug 06 06:54:18 PM PDT 24 Aug 06 06:54:19 PM PDT 24 14303324 ps
T122 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_bit_bash.4022821467 Aug 06 05:00:10 PM PDT 24 Aug 06 05:00:36 PM PDT 24 4388464577 ps
T123 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_hw_reset.309387778 Aug 06 04:59:18 PM PDT 24 Aug 06 04:59:21 PM PDT 24 422996704 ps
T108 /workspace/coverage/cover_reg_top/4.lc_ctrl_tl_errors.742578485 Aug 06 04:59:50 PM PDT 24 Aug 06 04:59:53 PM PDT 24 304913024 ps
T109 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_intg_err.1060494729 Aug 06 05:00:11 PM PDT 24 Aug 06 05:00:14 PM PDT 24 401422009 ps
T110 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_errors.1287689441 Aug 06 05:00:08 PM PDT 24 Aug 06 05:00:11 PM PDT 24 69266270 ps
T144 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_rw.3365352216 Aug 06 05:00:56 PM PDT 24 Aug 06 05:00:57 PM PDT 24 26060111 ps
T114 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_errors.2815979334 Aug 06 05:00:52 PM PDT 24 Aug 06 05:00:54 PM PDT 24 188184300 ps
T115 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_hw_reset.138878165 Aug 06 04:59:21 PM PDT 24 Aug 06 04:59:22 PM PDT 24 48692530 ps
T183 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_rw.3981709456 Aug 06 04:59:51 PM PDT 24 Aug 06 04:59:52 PM PDT 24 17794015 ps
T116 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_rw.553080990 Aug 06 05:00:09 PM PDT 24 Aug 06 05:00:12 PM PDT 24 92948129 ps
T112 /workspace/coverage/cover_reg_top/1.lc_ctrl_tl_intg_err.476181131 Aug 06 04:59:19 PM PDT 24 Aug 06 04:59:22 PM PDT 24 202952577 ps
T191 /workspace/coverage/cover_reg_top/15.lc_ctrl_same_csr_outstanding.495038030 Aug 06 05:00:55 PM PDT 24 Aug 06 05:00:56 PM PDT 24 25090295 ps
T171 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_mem_rw_with_rand_reset.676687541 Aug 06 05:00:36 PM PDT 24 Aug 06 05:00:37 PM PDT 24 24432093 ps
T873 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_alert_test.1924734985 Aug 06 05:00:34 PM PDT 24 Aug 06 05:00:36 PM PDT 24 497539409 ps
T145 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_rw.406468671 Aug 06 04:59:40 PM PDT 24 Aug 06 04:59:43 PM PDT 24 459447440 ps
T113 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_intg_err.3325254471 Aug 06 04:59:52 PM PDT 24 Aug 06 04:59:55 PM PDT 24 155805372 ps
T131 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2884124475 Aug 06 05:00:33 PM PDT 24 Aug 06 05:00:36 PM PDT 24 568118733 ps
T192 /workspace/coverage/cover_reg_top/5.lc_ctrl_same_csr_outstanding.3909488 Aug 06 05:00:11 PM PDT 24 Aug 06 05:00:12 PM PDT 24 28748702 ps
T134 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.72779693 Aug 06 05:00:08 PM PDT 24 Aug 06 05:00:10 PM PDT 24 242192888 ps
T874 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_bit_bash.1945207745 Aug 06 04:59:50 PM PDT 24 Aug 06 04:59:51 PM PDT 24 146937937 ps
T875 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_aliasing.21021747 Aug 06 04:59:50 PM PDT 24 Aug 06 04:59:53 PM PDT 24 456601456 ps
T876 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_rw.4291389589 Aug 06 04:59:06 PM PDT 24 Aug 06 04:59:08 PM PDT 24 82748043 ps
T119 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_mem_rw_with_rand_reset.162747896 Aug 06 04:59:42 PM PDT 24 Aug 06 04:59:43 PM PDT 24 69681604 ps
T877 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_rw.339174325 Aug 06 05:00:58 PM PDT 24 Aug 06 05:00:59 PM PDT 24 13393857 ps
T878 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_alert_test.2971185389 Aug 06 04:59:19 PM PDT 24 Aug 06 04:59:21 PM PDT 24 201284432 ps
T879 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_hw_reset.1008471717 Aug 06 04:59:05 PM PDT 24 Aug 06 04:59:07 PM PDT 24 268633712 ps
T132 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_intg_err.3302622209 Aug 06 05:00:53 PM PDT 24 Aug 06 05:00:55 PM PDT 24 244933185 ps
T139 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_intg_err.2626809980 Aug 06 05:00:08 PM PDT 24 Aug 06 05:00:11 PM PDT 24 121256820 ps
T146 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_aliasing.2584504852 Aug 06 05:00:37 PM PDT 24 Aug 06 05:00:50 PM PDT 24 1156008141 ps
T880 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_rw.2725978974 Aug 06 05:00:35 PM PDT 24 Aug 06 05:00:36 PM PDT 24 41410272 ps
T193 /workspace/coverage/cover_reg_top/16.lc_ctrl_same_csr_outstanding.3849080334 Aug 06 05:00:52 PM PDT 24 Aug 06 05:00:53 PM PDT 24 37871464 ps
T194 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_same_csr_outstanding.102469292 Aug 06 04:59:05 PM PDT 24 Aug 06 04:59:06 PM PDT 24 26281162 ps
T120 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_intg_err.3161094655 Aug 06 05:00:53 PM PDT 24 Aug 06 05:00:55 PM PDT 24 512169447 ps
T195 /workspace/coverage/cover_reg_top/3.lc_ctrl_same_csr_outstanding.636313745 Aug 06 04:59:51 PM PDT 24 Aug 06 04:59:52 PM PDT 24 19429405 ps
T127 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_errors.1580823454 Aug 06 05:00:09 PM PDT 24 Aug 06 05:00:11 PM PDT 24 168808512 ps
T121 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_intg_err.1132664417 Aug 06 05:00:56 PM PDT 24 Aug 06 05:00:59 PM PDT 24 238407260 ps
T117 /workspace/coverage/cover_reg_top/19.lc_ctrl_tl_errors.3960450879 Aug 06 05:00:58 PM PDT 24 Aug 06 05:01:00 PM PDT 24 20913620 ps
T184 /workspace/coverage/cover_reg_top/10.lc_ctrl_csr_rw.2708328096 Aug 06 05:00:34 PM PDT 24 Aug 06 05:00:35 PM PDT 24 22489108 ps
T196 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_same_csr_outstanding.974505550 Aug 06 04:59:17 PM PDT 24 Aug 06 04:59:18 PM PDT 24 105353548 ps
T881 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_bit_bash.4277100636 Aug 06 05:00:09 PM PDT 24 Aug 06 05:00:17 PM PDT 24 3196614836 ps
T882 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_aliasing.3256516091 Aug 06 04:59:06 PM PDT 24 Aug 06 04:59:07 PM PDT 24 177049846 ps
T197 /workspace/coverage/cover_reg_top/4.lc_ctrl_same_csr_outstanding.2591144265 Aug 06 04:59:52 PM PDT 24 Aug 06 04:59:54 PM PDT 24 20053070 ps
T198 /workspace/coverage/cover_reg_top/14.lc_ctrl_same_csr_outstanding.3891239244 Aug 06 05:00:52 PM PDT 24 Aug 06 05:00:53 PM PDT 24 24530887 ps
T883 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_rw.3557107209 Aug 06 04:59:49 PM PDT 24 Aug 06 04:59:50 PM PDT 24 15140135 ps
T884 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_hw_reset.279000950 Aug 06 04:59:39 PM PDT 24 Aug 06 04:59:40 PM PDT 24 90182245 ps
T130 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.400228837 Aug 06 04:59:04 PM PDT 24 Aug 06 04:59:08 PM PDT 24 101943206 ps
T133 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_intg_err.451064968 Aug 06 05:00:37 PM PDT 24 Aug 06 05:00:40 PM PDT 24 126232889 ps
T885 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_aliasing.245168676 Aug 06 04:59:19 PM PDT 24 Aug 06 04:59:20 PM PDT 24 170930469 ps
T886 /workspace/coverage/cover_reg_top/8.lc_ctrl_same_csr_outstanding.4257882569 Aug 06 05:00:36 PM PDT 24 Aug 06 05:00:38 PM PDT 24 23803855 ps
T887 /workspace/coverage/cover_reg_top/6.lc_ctrl_same_csr_outstanding.2510551247 Aug 06 05:00:10 PM PDT 24 Aug 06 05:00:12 PM PDT 24 64936432 ps
T888 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_rw.278543916 Aug 06 04:59:06 PM PDT 24 Aug 06 04:59:07 PM PDT 24 92581911 ps
T889 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_hw_reset.3012851074 Aug 06 04:59:51 PM PDT 24 Aug 06 04:59:53 PM PDT 24 2064939256 ps
T890 /workspace/coverage/cover_reg_top/11.lc_ctrl_same_csr_outstanding.2459558078 Aug 06 05:00:58 PM PDT 24 Aug 06 05:00:59 PM PDT 24 17728036 ps
T891 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_mem_rw_with_rand_reset.528871402 Aug 06 04:59:52 PM PDT 24 Aug 06 04:59:54 PM PDT 24 95675705 ps
T892 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_aliasing.4059505135 Aug 06 05:00:09 PM PDT 24 Aug 06 05:00:23 PM PDT 24 667501824 ps
T893 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_mem_rw_with_rand_reset.3914880582 Aug 06 05:00:52 PM PDT 24 Aug 06 05:00:54 PM PDT 24 102564865 ps
T894 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_mem_rw_with_rand_reset.3056565031 Aug 06 05:00:53 PM PDT 24 Aug 06 05:00:54 PM PDT 24 23766703 ps
T895 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_rw.1002311993 Aug 06 04:59:20 PM PDT 24 Aug 06 04:59:21 PM PDT 24 68702375 ps
T896 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_bit_bash.372816056 Aug 06 04:59:07 PM PDT 24 Aug 06 04:59:09 PM PDT 24 983988668 ps
T897 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_alert_test.2836806190 Aug 06 04:59:54 PM PDT 24 Aug 06 04:59:55 PM PDT 24 21130368 ps
T898 /workspace/coverage/cover_reg_top/12.lc_ctrl_csr_mem_rw_with_rand_reset.3116565480 Aug 06 05:00:52 PM PDT 24 Aug 06 05:00:54 PM PDT 24 23900942 ps
T135 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_mem_rw_with_rand_reset.1296866829 Aug 06 05:00:58 PM PDT 24 Aug 06 05:00:59 PM PDT 24 31132129 ps
T899 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.604619412 Aug 06 04:59:18 PM PDT 24 Aug 06 04:59:21 PM PDT 24 363057526 ps
T900 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_alert_test.3005429234 Aug 06 04:59:05 PM PDT 24 Aug 06 04:59:07 PM PDT 24 147789114 ps
T901 /workspace/coverage/cover_reg_top/17.lc_ctrl_same_csr_outstanding.198409891 Aug 06 05:00:50 PM PDT 24 Aug 06 05:00:52 PM PDT 24 16406813 ps
T185 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_aliasing.4286507923 Aug 06 04:59:51 PM PDT 24 Aug 06 04:59:52 PM PDT 24 14521391 ps
T136 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2609231994 Aug 06 05:00:12 PM PDT 24 Aug 06 05:00:14 PM PDT 24 296086351 ps
T902 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_bit_bash.979220327 Aug 06 04:59:19 PM PDT 24 Aug 06 04:59:37 PM PDT 24 1810310101 ps
T903 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_errors.2162168218 Aug 06 04:59:43 PM PDT 24 Aug 06 04:59:45 PM PDT 24 413331853 ps
T904 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_rw.726293850 Aug 06 05:00:11 PM PDT 24 Aug 06 05:00:12 PM PDT 24 14125376 ps
T905 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_alert_test.2203563530 Aug 06 05:00:12 PM PDT 24 Aug 06 05:00:14 PM PDT 24 60575053 ps
T906 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_hw_reset.1727764574 Aug 06 05:00:35 PM PDT 24 Aug 06 05:00:37 PM PDT 24 1645554931 ps
T907 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1950079739 Aug 06 05:00:11 PM PDT 24 Aug 06 05:00:13 PM PDT 24 61685040 ps
T908 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_bit_bash.3734941852 Aug 06 04:59:08 PM PDT 24 Aug 06 04:59:18 PM PDT 24 4278199051 ps
T909 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_bit_bash.3114126205 Aug 06 04:59:40 PM PDT 24 Aug 06 04:59:49 PM PDT 24 2070529953 ps
T910 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_hw_reset.1319448077 Aug 06 05:00:10 PM PDT 24 Aug 06 05:00:13 PM PDT 24 95053211 ps
T911 /workspace/coverage/cover_reg_top/2.lc_ctrl_same_csr_outstanding.3309625264 Aug 06 04:59:40 PM PDT 24 Aug 06 04:59:42 PM PDT 24 27237755 ps
T912 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_bit_bash.75074518 Aug 06 05:00:34 PM PDT 24 Aug 06 05:01:23 PM PDT 24 40414337165 ps
T913 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_bit_bash.891068468 Aug 06 05:00:09 PM PDT 24 Aug 06 05:00:22 PM PDT 24 7439825695 ps
T914 /workspace/coverage/cover_reg_top/7.lc_ctrl_csr_rw.17534592 Aug 06 05:00:10 PM PDT 24 Aug 06 05:00:11 PM PDT 24 31888415 ps
T915 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.470664848 Aug 06 04:59:19 PM PDT 24 Aug 06 04:59:23 PM PDT 24 1523978706 ps
T124 /workspace/coverage/cover_reg_top/19.lc_ctrl_tl_intg_err.3049469873 Aug 06 05:00:53 PM PDT 24 Aug 06 05:00:55 PM PDT 24 46585897 ps
T916 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_rw.3480304009 Aug 06 05:00:57 PM PDT 24 Aug 06 05:00:58 PM PDT 24 95293593 ps
T917 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_errors.2168217170 Aug 06 05:00:53 PM PDT 24 Aug 06 05:00:55 PM PDT 24 36831734 ps
T918 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_rw.3653987613 Aug 06 05:00:12 PM PDT 24 Aug 06 05:00:14 PM PDT 24 104499357 ps
T919 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_aliasing.333534024 Aug 06 04:59:40 PM PDT 24 Aug 06 04:59:41 PM PDT 24 151070621 ps
T186 /workspace/coverage/cover_reg_top/12.lc_ctrl_csr_rw.1481109603 Aug 06 05:00:53 PM PDT 24 Aug 06 05:00:54 PM PDT 24 61086062 ps
T920 /workspace/coverage/cover_reg_top/1.lc_ctrl_tl_errors.2952379337 Aug 06 04:59:19 PM PDT 24 Aug 06 04:59:21 PM PDT 24 38297547 ps
T921 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_aliasing.2467163009 Aug 06 05:00:09 PM PDT 24 Aug 06 05:00:20 PM PDT 24 1305556685 ps
T922 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_rw.399761507 Aug 06 05:00:34 PM PDT 24 Aug 06 05:00:36 PM PDT 24 84827485 ps
T923 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_hw_reset.266565482 Aug 06 05:00:07 PM PDT 24 Aug 06 05:00:10 PM PDT 24 318828581 ps
T924 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_alert_test.2202785258 Aug 06 04:59:53 PM PDT 24 Aug 06 04:59:54 PM PDT 24 36645709 ps
T925 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_bit_bash.4206659034 Aug 06 04:59:06 PM PDT 24 Aug 06 04:59:15 PM PDT 24 1527422647 ps
T138 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_intg_err.4206751828 Aug 06 05:00:36 PM PDT 24 Aug 06 05:00:45 PM PDT 24 1355541007 ps
T926 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_hw_reset.1592571177 Aug 06 04:59:07 PM PDT 24 Aug 06 04:59:10 PM PDT 24 83647930 ps
T927 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_rw.126742477 Aug 06 05:00:54 PM PDT 24 Aug 06 05:00:55 PM PDT 24 16424116 ps
T928 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_same_csr_outstanding.1555283239 Aug 06 05:00:09 PM PDT 24 Aug 06 05:00:10 PM PDT 24 100033822 ps
T137 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_intg_err.3059961242 Aug 06 05:00:54 PM PDT 24 Aug 06 05:00:56 PM PDT 24 160747824 ps
T929 /workspace/coverage/cover_reg_top/1.lc_ctrl_same_csr_outstanding.3181529959 Aug 06 04:59:18 PM PDT 24 Aug 06 04:59:20 PM PDT 24 232424550 ps
T930 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_alert_test.887085954 Aug 06 05:00:35 PM PDT 24 Aug 06 05:00:38 PM PDT 24 290538809 ps
T931 /workspace/coverage/cover_reg_top/12.lc_ctrl_tl_intg_err.862488732 Aug 06 05:00:52 PM PDT 24 Aug 06 05:00:53 PM PDT 24 270168373 ps
T125 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_intg_err.3359543304 Aug 06 05:00:55 PM PDT 24 Aug 06 05:00:57 PM PDT 24 40977562 ps
T932 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_same_csr_outstanding.1447086235 Aug 06 05:00:11 PM PDT 24 Aug 06 05:00:13 PM PDT 24 355197655 ps
T933 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_hw_reset.3721937185 Aug 06 04:59:51 PM PDT 24 Aug 06 04:59:53 PM PDT 24 46221693 ps
T118 /workspace/coverage/cover_reg_top/9.lc_ctrl_tl_errors.971815912 Aug 06 05:00:35 PM PDT 24 Aug 06 05:00:39 PM PDT 24 101034542 ps
T934 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_rw.1907921985 Aug 06 04:59:51 PM PDT 24 Aug 06 04:59:54 PM PDT 24 93934232 ps
T935 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_errors.2193366014 Aug 06 05:00:54 PM PDT 24 Aug 06 05:00:55 PM PDT 24 21477262 ps
T936 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_hw_reset.2236164694 Aug 06 05:00:10 PM PDT 24 Aug 06 05:00:14 PM PDT 24 446598520 ps
T937 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_same_csr_outstanding.3582122634 Aug 06 04:59:50 PM PDT 24 Aug 06 04:59:52 PM PDT 24 33302808 ps
T938 /workspace/coverage/cover_reg_top/7.lc_ctrl_same_csr_outstanding.114940275 Aug 06 05:00:10 PM PDT 24 Aug 06 05:00:11 PM PDT 24 182615742 ps
T939 /workspace/coverage/cover_reg_top/12.lc_ctrl_tl_errors.2134577924 Aug 06 05:00:56 PM PDT 24 Aug 06 05:01:01 PM PDT 24 138506013 ps
T940 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_same_csr_outstanding.181281602 Aug 06 05:00:35 PM PDT 24 Aug 06 05:00:36 PM PDT 24 38687257 ps
T941 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_aliasing.3509830038 Aug 06 04:59:40 PM PDT 24 Aug 06 04:59:46 PM PDT 24 1211893971 ps
T942 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_rw.2244859579 Aug 06 05:00:52 PM PDT 24 Aug 06 05:00:53 PM PDT 24 37124831 ps
T187 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_hw_reset.4290222090 Aug 06 04:59:07 PM PDT 24 Aug 06 04:59:08 PM PDT 24 12276307 ps
T943 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_mem_rw_with_rand_reset.96551258 Aug 06 05:00:53 PM PDT 24 Aug 06 05:00:54 PM PDT 24 71039515 ps
T944 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_errors.3860737857 Aug 06 05:00:34 PM PDT 24 Aug 06 05:00:37 PM PDT 24 256528845 ps
T945 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_mem_rw_with_rand_reset.186692019 Aug 06 04:59:50 PM PDT 24 Aug 06 04:59:52 PM PDT 24 98830588 ps
T946 /workspace/coverage/cover_reg_top/12.lc_ctrl_same_csr_outstanding.1152770278 Aug 06 05:00:53 PM PDT 24 Aug 06 05:00:55 PM PDT 24 169987471 ps
T947 /workspace/coverage/cover_reg_top/19.lc_ctrl_same_csr_outstanding.3730885969 Aug 06 05:00:54 PM PDT 24 Aug 06 05:00:55 PM PDT 24 69391118 ps
T948 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_bit_bash.1791157468 Aug 06 04:59:40 PM PDT 24 Aug 06 04:59:42 PM PDT 24 51317669 ps
T949 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_alert_test.3855498883 Aug 06 05:00:13 PM PDT 24 Aug 06 05:00:14 PM PDT 24 302900007 ps
T950 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_mem_rw_with_rand_reset.286545460 Aug 06 05:00:10 PM PDT 24 Aug 06 05:00:11 PM PDT 24 28159993 ps
T951 /workspace/coverage/cover_reg_top/13.lc_ctrl_same_csr_outstanding.3099476046 Aug 06 05:00:58 PM PDT 24 Aug 06 05:00:59 PM PDT 24 113196528 ps
T952 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_rw.1054949248 Aug 06 05:00:53 PM PDT 24 Aug 06 05:00:54 PM PDT 24 48955412 ps
T953 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_hw_reset.2431510893 Aug 06 04:59:50 PM PDT 24 Aug 06 04:59:51 PM PDT 24 73603219 ps
T954 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_rw.3505123657 Aug 06 04:59:08 PM PDT 24 Aug 06 04:59:11 PM PDT 24 423727150 ps
T955 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_rw.2342974514 Aug 06 04:59:19 PM PDT 24 Aug 06 04:59:21 PM PDT 24 66348733 ps
T956 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_same_csr_outstanding.1470006560 Aug 06 04:59:50 PM PDT 24 Aug 06 04:59:51 PM PDT 24 34346798 ps
T957 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_aliasing.4140616823 Aug 06 04:59:20 PM PDT 24 Aug 06 04:59:25 PM PDT 24 1833245705 ps
T958 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_mem_rw_with_rand_reset.876824915 Aug 06 04:59:07 PM PDT 24 Aug 06 04:59:09 PM PDT 24 51451346 ps
T143 /workspace/coverage/cover_reg_top/4.lc_ctrl_tl_intg_err.2177842099 Aug 06 04:59:53 PM PDT 24 Aug 06 04:59:56 PM PDT 24 931544246 ps
T959 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_mem_rw_with_rand_reset.1049732642 Aug 06 05:00:13 PM PDT 24 Aug 06 05:00:14 PM PDT 24 55355819 ps
T960 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_rw.1667990564 Aug 06 05:00:11 PM PDT 24 Aug 06 05:00:12 PM PDT 24 15262337 ps
T188 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_rw.1044438932 Aug 06 05:00:53 PM PDT 24 Aug 06 05:00:54 PM PDT 24 21718947 ps
T961 /workspace/coverage/cover_reg_top/6.lc_ctrl_tl_errors.3694577904 Aug 06 05:00:11 PM PDT 24 Aug 06 05:00:13 PM PDT 24 92896150 ps
T962 /workspace/coverage/cover_reg_top/10.lc_ctrl_csr_mem_rw_with_rand_reset.2841994396 Aug 06 05:00:55 PM PDT 24 Aug 06 05:00:57 PM PDT 24 155303881 ps
T963 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_alert_test.2937509179 Aug 06 05:00:10 PM PDT 24 Aug 06 05:00:11 PM PDT 24 102285941 ps
T964 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.53862414 Aug 06 05:00:12 PM PDT 24 Aug 06 05:00:19 PM PDT 24 561341278 ps
T965 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_mem_rw_with_rand_reset.1259039232 Aug 06 05:00:53 PM PDT 24 Aug 06 05:00:54 PM PDT 24 42825064 ps
T966 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2915500966 Aug 06 04:59:51 PM PDT 24 Aug 06 04:59:54 PM PDT 24 2741109430 ps
T967 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_same_csr_outstanding.2692435854 Aug 06 05:00:10 PM PDT 24 Aug 06 05:00:11 PM PDT 24 59071530 ps
T968 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_aliasing.1034149479 Aug 06 05:00:12 PM PDT 24 Aug 06 05:00:16 PM PDT 24 1170292994 ps
T969 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_mem_rw_with_rand_reset.843513069 Aug 06 05:00:52 PM PDT 24 Aug 06 05:00:54 PM PDT 24 23346657 ps
T970 /workspace/coverage/cover_reg_top/8.lc_ctrl_csr_mem_rw_with_rand_reset.135246869 Aug 06 05:00:35 PM PDT 24 Aug 06 05:00:37 PM PDT 24 95122389 ps
T189 /workspace/coverage/cover_reg_top/8.lc_ctrl_csr_rw.289777357 Aug 06 05:00:35 PM PDT 24 Aug 06 05:00:36 PM PDT 24 60150791 ps
T971 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_alert_test.4207496589 Aug 06 04:59:39 PM PDT 24 Aug 06 04:59:40 PM PDT 24 66381346 ps
T972 /workspace/coverage/cover_reg_top/10.lc_ctrl_same_csr_outstanding.2908670730 Aug 06 05:00:35 PM PDT 24 Aug 06 05:00:37 PM PDT 24 21417502 ps
T973 /workspace/coverage/cover_reg_top/0.lc_ctrl_same_csr_outstanding.617965907 Aug 06 04:59:08 PM PDT 24 Aug 06 04:59:09 PM PDT 24 32159438 ps
T140 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_intg_err.1524425168 Aug 06 04:59:40 PM PDT 24 Aug 06 04:59:44 PM PDT 24 110157054 ps
T974 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_mem_rw_with_rand_reset.950819264 Aug 06 05:00:52 PM PDT 24 Aug 06 05:00:53 PM PDT 24 15394344 ps
T126 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_intg_err.3120204455 Aug 06 05:00:54 PM PDT 24 Aug 06 05:00:59 PM PDT 24 200163813 ps
T975 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_mem_rw_with_rand_reset.2819787245 Aug 06 04:59:20 PM PDT 24 Aug 06 04:59:21 PM PDT 24 73581725 ps
T976 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_errors.1436820174 Aug 06 05:00:35 PM PDT 24 Aug 06 05:00:38 PM PDT 24 47862586 ps
T977 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_hw_reset.1494518377 Aug 06 04:59:41 PM PDT 24 Aug 06 04:59:42 PM PDT 24 398240353 ps
T978 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_aliasing.245547087 Aug 06 04:59:07 PM PDT 24 Aug 06 04:59:18 PM PDT 24 1704603015 ps
T979 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_bit_bash.4008754747 Aug 06 04:59:50 PM PDT 24 Aug 06 04:59:52 PM PDT 24 94658286 ps
T128 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_intg_err.2644798234 Aug 06 04:59:06 PM PDT 24 Aug 06 04:59:09 PM PDT 24 386409193 ps
T980 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_hw_reset.728388336 Aug 06 04:59:51 PM PDT 24 Aug 06 04:59:52 PM PDT 24 16292995 ps
T981 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_bit_bash.3559965796 Aug 06 04:59:20 PM PDT 24 Aug 06 04:59:22 PM PDT 24 226040889 ps
T982 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_errors.2828648195 Aug 06 05:00:52 PM PDT 24 Aug 06 05:00:54 PM PDT 24 63582822 ps
T983 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_mem_rw_with_rand_reset.2025483325 Aug 06 05:00:54 PM PDT 24 Aug 06 05:00:55 PM PDT 24 51587273 ps
T984 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_same_csr_outstanding.253795113 Aug 06 05:00:10 PM PDT 24 Aug 06 05:00:11 PM PDT 24 42890490 ps
T985 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_same_csr_outstanding.4056693742 Aug 06 04:59:19 PM PDT 24 Aug 06 04:59:20 PM PDT 24 72432333 ps
T986 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_bit_bash.1862541212 Aug 06 05:00:12 PM PDT 24 Aug 06 05:00:51 PM PDT 24 1911636274 ps
T987 /workspace/coverage/cover_reg_top/9.lc_ctrl_same_csr_outstanding.2169360386 Aug 06 05:00:35 PM PDT 24 Aug 06 05:00:36 PM PDT 24 24868809 ps
T988 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_aliasing.430761081 Aug 06 04:59:20 PM PDT 24 Aug 06 04:59:26 PM PDT 24 1320507543 ps
T989 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_errors.1819187215 Aug 06 04:59:07 PM PDT 24 Aug 06 04:59:08 PM PDT 24 58769106 ps
T990 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3216627725 Aug 06 04:59:53 PM PDT 24 Aug 06 04:59:56 PM PDT 24 462477513 ps
T991 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_errors.1404605317 Aug 06 05:00:58 PM PDT 24 Aug 06 05:01:00 PM PDT 24 31765542 ps
T992 /workspace/coverage/cover_reg_top/18.lc_ctrl_same_csr_outstanding.3173853829 Aug 06 05:00:53 PM PDT 24 Aug 06 05:00:54 PM PDT 24 33483488 ps
T993 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_errors.554385068 Aug 06 05:00:53 PM PDT 24 Aug 06 05:00:55 PM PDT 24 419974679 ps
T994 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_bit_bash.3065938555 Aug 06 04:59:51 PM PDT 24 Aug 06 05:00:08 PM PDT 24 1645506610 ps
T995 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_errors.1985317174 Aug 06 04:59:49 PM PDT 24 Aug 06 04:59:52 PM PDT 24 251579555 ps
T142 /workspace/coverage/cover_reg_top/6.lc_ctrl_tl_intg_err.1389216057 Aug 06 05:00:11 PM PDT 24 Aug 06 05:00:13 PM PDT 24 391358870 ps
T996 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_aliasing.51656643 Aug 06 04:59:53 PM PDT 24 Aug 06 04:59:54 PM PDT 24 90365664 ps
T190 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_rw.4048316007 Aug 06 05:00:58 PM PDT 24 Aug 06 05:00:59 PM PDT 24 56891074 ps
T997 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_rw.4261947073 Aug 06 04:59:39 PM PDT 24 Aug 06 04:59:40 PM PDT 24 13298547 ps
T998 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_rw.1203610418 Aug 06 04:59:54 PM PDT 24 Aug 06 04:59:55 PM PDT 24 118045290 ps
T999 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_aliasing.2821129796 Aug 06 05:00:11 PM PDT 24 Aug 06 05:00:30 PM PDT 24 1605667654 ps
T141 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_intg_err.4061791515 Aug 06 05:00:53 PM PDT 24 Aug 06 05:00:55 PM PDT 24 66697210 ps
T129 /workspace/coverage/cover_reg_top/9.lc_ctrl_tl_intg_err.896860892 Aug 06 05:00:37 PM PDT 24 Aug 06 05:00:39 PM PDT 24 367647802 ps
T1000 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_rw.1827600735 Aug 06 05:00:10 PM PDT 24 Aug 06 05:00:11 PM PDT 24 309791135 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%