Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.20 97.92 95.75 93.40 100.00 98.52 98.51 96.29


Total test records in report: 1009
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html
T818 /workspace/coverage/default/23.lc_ctrl_prog_failure.4074411360 Aug 09 06:38:21 PM PDT 24 Aug 09 06:38:23 PM PDT 24 179008324 ps
T819 /workspace/coverage/default/18.lc_ctrl_security_escalation.2091838381 Aug 09 06:38:06 PM PDT 24 Aug 09 06:38:13 PM PDT 24 161722311 ps
T820 /workspace/coverage/default/16.lc_ctrl_jtag_access.913247451 Aug 09 06:38:02 PM PDT 24 Aug 09 06:38:12 PM PDT 24 1512964070 ps
T821 /workspace/coverage/default/31.lc_ctrl_smoke.2627011210 Aug 09 06:38:55 PM PDT 24 Aug 09 06:39:00 PM PDT 24 72088847 ps
T822 /workspace/coverage/default/40.lc_ctrl_volatile_unlock_smoke.377412732 Aug 09 06:39:19 PM PDT 24 Aug 09 06:39:20 PM PDT 24 28809290 ps
T823 /workspace/coverage/default/23.lc_ctrl_state_failure.730386322 Aug 09 06:38:19 PM PDT 24 Aug 09 06:38:42 PM PDT 24 1170123586 ps
T824 /workspace/coverage/default/37.lc_ctrl_sec_mubi.667654771 Aug 09 06:39:07 PM PDT 24 Aug 09 06:39:17 PM PDT 24 1187990377 ps
T825 /workspace/coverage/default/24.lc_ctrl_sec_mubi.3070049614 Aug 09 06:38:23 PM PDT 24 Aug 09 06:38:38 PM PDT 24 448528436 ps
T826 /workspace/coverage/default/14.lc_ctrl_stress_all.2142321632 Aug 09 06:37:53 PM PDT 24 Aug 09 06:39:04 PM PDT 24 4466195572 ps
T827 /workspace/coverage/default/15.lc_ctrl_state_failure.1549368627 Aug 09 06:38:01 PM PDT 24 Aug 09 06:38:24 PM PDT 24 1327324796 ps
T828 /workspace/coverage/default/10.lc_ctrl_sec_token_digest.3535603161 Aug 09 06:37:32 PM PDT 24 Aug 09 06:37:51 PM PDT 24 2503241552 ps
T829 /workspace/coverage/default/2.lc_ctrl_jtag_priority.2170926045 Aug 09 06:36:21 PM PDT 24 Aug 09 06:36:25 PM PDT 24 286552813 ps
T830 /workspace/coverage/default/13.lc_ctrl_errors.426427747 Aug 09 06:37:50 PM PDT 24 Aug 09 06:38:03 PM PDT 24 394807259 ps
T831 /workspace/coverage/default/27.lc_ctrl_alert_test.2736257380 Aug 09 06:38:42 PM PDT 24 Aug 09 06:38:43 PM PDT 24 32480327 ps
T832 /workspace/coverage/default/20.lc_ctrl_stress_all.2004560751 Aug 09 06:38:17 PM PDT 24 Aug 09 06:54:25 PM PDT 24 135016223569 ps
T833 /workspace/coverage/default/9.lc_ctrl_sec_mubi.3805928645 Aug 09 06:37:24 PM PDT 24 Aug 09 06:37:38 PM PDT 24 1098132030 ps
T834 /workspace/coverage/default/46.lc_ctrl_prog_failure.445289776 Aug 09 06:39:37 PM PDT 24 Aug 09 06:39:42 PM PDT 24 564615083 ps
T835 /workspace/coverage/default/32.lc_ctrl_stress_all.1977716967 Aug 09 06:38:54 PM PDT 24 Aug 09 06:42:05 PM PDT 24 6010722857 ps
T836 /workspace/coverage/default/43.lc_ctrl_prog_failure.3004902070 Aug 09 06:39:28 PM PDT 24 Aug 09 06:39:31 PM PDT 24 81954933 ps
T837 /workspace/coverage/default/0.lc_ctrl_jtag_priority.970204364 Aug 09 06:36:01 PM PDT 24 Aug 09 06:36:07 PM PDT 24 498675753 ps
T838 /workspace/coverage/default/8.lc_ctrl_sec_token_mux.863021462 Aug 09 06:37:22 PM PDT 24 Aug 09 06:37:32 PM PDT 24 359570834 ps
T839 /workspace/coverage/default/39.lc_ctrl_sec_mubi.1302909191 Aug 09 06:39:15 PM PDT 24 Aug 09 06:39:27 PM PDT 24 1238269385 ps
T840 /workspace/coverage/default/17.lc_ctrl_jtag_smoke.86572811 Aug 09 06:38:07 PM PDT 24 Aug 09 06:38:22 PM PDT 24 3469856567 ps
T841 /workspace/coverage/default/32.lc_ctrl_state_failure.3436715095 Aug 09 06:38:54 PM PDT 24 Aug 09 06:39:28 PM PDT 24 365681376 ps
T842 /workspace/coverage/default/2.lc_ctrl_jtag_smoke.1016223735 Aug 09 06:36:19 PM PDT 24 Aug 09 06:36:22 PM PDT 24 259659722 ps
T843 /workspace/coverage/default/32.lc_ctrl_smoke.1606147880 Aug 09 06:38:53 PM PDT 24 Aug 09 06:38:55 PM PDT 24 37374945 ps
T844 /workspace/coverage/default/29.lc_ctrl_prog_failure.4231875147 Aug 09 06:39:00 PM PDT 24 Aug 09 06:39:02 PM PDT 24 26537287 ps
T845 /workspace/coverage/default/48.lc_ctrl_security_escalation.321854805 Aug 09 06:39:45 PM PDT 24 Aug 09 06:39:55 PM PDT 24 874631592 ps
T846 /workspace/coverage/default/10.lc_ctrl_jtag_state_post_trans.1028291158 Aug 09 06:37:25 PM PDT 24 Aug 09 06:37:41 PM PDT 24 4147325923 ps
T847 /workspace/coverage/default/3.lc_ctrl_volatile_unlock_smoke.1510511534 Aug 09 06:36:28 PM PDT 24 Aug 09 06:36:29 PM PDT 24 19450813 ps
T848 /workspace/coverage/default/31.lc_ctrl_volatile_unlock_smoke.4267349665 Aug 09 06:39:05 PM PDT 24 Aug 09 06:39:05 PM PDT 24 19384505 ps
T849 /workspace/coverage/default/5.lc_ctrl_prog_failure.1790277223 Aug 09 06:36:49 PM PDT 24 Aug 09 06:36:53 PM PDT 24 87142231 ps
T850 /workspace/coverage/default/25.lc_ctrl_jtag_access.3608454976 Aug 09 06:38:31 PM PDT 24 Aug 09 06:38:34 PM PDT 24 784325892 ps
T851 /workspace/coverage/default/18.lc_ctrl_jtag_smoke.235157388 Aug 09 06:38:07 PM PDT 24 Aug 09 06:38:13 PM PDT 24 1709475793 ps
T852 /workspace/coverage/default/14.lc_ctrl_state_failure.2349632156 Aug 09 06:37:49 PM PDT 24 Aug 09 06:38:17 PM PDT 24 1044522543 ps
T853 /workspace/coverage/default/7.lc_ctrl_regwen_during_op.1393679173 Aug 09 06:37:03 PM PDT 24 Aug 09 06:37:28 PM PDT 24 1252867180 ps
T854 /workspace/coverage/default/37.lc_ctrl_state_failure.825900799 Aug 09 06:39:09 PM PDT 24 Aug 09 06:39:35 PM PDT 24 228431686 ps
T855 /workspace/coverage/default/48.lc_ctrl_prog_failure.3591748119 Aug 09 06:39:45 PM PDT 24 Aug 09 06:39:47 PM PDT 24 88910000 ps
T206 /workspace/coverage/default/8.lc_ctrl_claim_transition_if.1804028699 Aug 09 06:37:12 PM PDT 24 Aug 09 06:37:13 PM PDT 24 20673853 ps
T856 /workspace/coverage/default/17.lc_ctrl_sec_token_mux.165207936 Aug 09 06:38:07 PM PDT 24 Aug 09 06:38:20 PM PDT 24 581630773 ps
T857 /workspace/coverage/default/17.lc_ctrl_stress_all.3029145120 Aug 09 06:38:08 PM PDT 24 Aug 09 06:39:32 PM PDT 24 20291528889 ps
T858 /workspace/coverage/default/38.lc_ctrl_alert_test.1087966565 Aug 09 06:39:16 PM PDT 24 Aug 09 06:39:17 PM PDT 24 83916383 ps
T859 /workspace/coverage/default/5.lc_ctrl_jtag_access.3970905834 Aug 09 06:37:01 PM PDT 24 Aug 09 06:37:08 PM PDT 24 1473925058 ps
T860 /workspace/coverage/default/35.lc_ctrl_sec_token_digest.3382608038 Aug 09 06:39:01 PM PDT 24 Aug 09 06:39:13 PM PDT 24 555362425 ps
T861 /workspace/coverage/default/10.lc_ctrl_state_post_trans.2138216072 Aug 09 06:37:24 PM PDT 24 Aug 09 06:37:31 PM PDT 24 139716890 ps
T862 /workspace/coverage/default/32.lc_ctrl_errors.802933971 Aug 09 06:39:05 PM PDT 24 Aug 09 06:39:20 PM PDT 24 550359360 ps
T863 /workspace/coverage/default/4.lc_ctrl_jtag_priority.1651619302 Aug 09 06:36:43 PM PDT 24 Aug 09 06:36:46 PM PDT 24 396452380 ps
T864 /workspace/coverage/default/15.lc_ctrl_errors.919456044 Aug 09 06:37:59 PM PDT 24 Aug 09 06:38:16 PM PDT 24 1347638270 ps
T865 /workspace/coverage/default/7.lc_ctrl_prog_failure.3408877635 Aug 09 06:37:03 PM PDT 24 Aug 09 06:37:06 PM PDT 24 292412976 ps
T866 /workspace/coverage/default/26.lc_ctrl_sec_mubi.3973576992 Aug 09 06:38:31 PM PDT 24 Aug 09 06:38:42 PM PDT 24 216120017 ps
T867 /workspace/coverage/default/14.lc_ctrl_sec_mubi.2919820017 Aug 09 06:37:49 PM PDT 24 Aug 09 06:38:03 PM PDT 24 548962584 ps
T868 /workspace/coverage/default/25.lc_ctrl_sec_mubi.886319620 Aug 09 06:38:33 PM PDT 24 Aug 09 06:38:44 PM PDT 24 3322386538 ps
T869 /workspace/coverage/default/24.lc_ctrl_volatile_unlock_smoke.3377597671 Aug 09 06:38:23 PM PDT 24 Aug 09 06:38:24 PM PDT 24 16497729 ps
T150 /workspace/coverage/default/10.lc_ctrl_stress_all_with_rand_reset.1194582003 Aug 09 06:37:34 PM PDT 24 Aug 09 06:44:33 PM PDT 24 80063487446 ps
T870 /workspace/coverage/default/0.lc_ctrl_jtag_errors.1816987382 Aug 09 06:35:55 PM PDT 24 Aug 09 06:36:12 PM PDT 24 6043131712 ps
T871 /workspace/coverage/default/43.lc_ctrl_alert_test.3900051990 Aug 09 06:39:32 PM PDT 24 Aug 09 06:39:33 PM PDT 24 18355222 ps
T872 /workspace/coverage/default/6.lc_ctrl_sec_token_mux.158543143 Aug 09 06:37:03 PM PDT 24 Aug 09 06:37:12 PM PDT 24 317182700 ps
T873 /workspace/coverage/default/9.lc_ctrl_claim_transition_if.2397980001 Aug 09 06:37:18 PM PDT 24 Aug 09 06:37:19 PM PDT 24 20230432 ps
T874 /workspace/coverage/default/21.lc_ctrl_stress_all_with_rand_reset.3910654897 Aug 09 06:38:18 PM PDT 24 Aug 09 06:44:02 PM PDT 24 40029196680 ps
T875 /workspace/coverage/default/2.lc_ctrl_jtag_errors.536095278 Aug 09 06:36:17 PM PDT 24 Aug 09 06:37:00 PM PDT 24 14395413250 ps
T876 /workspace/coverage/default/1.lc_ctrl_prog_failure.1113165457 Aug 09 06:36:05 PM PDT 24 Aug 09 06:36:08 PM PDT 24 1260745493 ps
T877 /workspace/coverage/default/0.lc_ctrl_stress_all.1815839791 Aug 09 06:36:04 PM PDT 24 Aug 09 06:36:37 PM PDT 24 632813410 ps
T878 /workspace/coverage/default/12.lc_ctrl_sec_mubi.4272819583 Aug 09 06:37:42 PM PDT 24 Aug 09 06:37:52 PM PDT 24 187990668 ps
T879 /workspace/coverage/default/15.lc_ctrl_sec_token_mux.3784145480 Aug 09 06:38:03 PM PDT 24 Aug 09 06:38:14 PM PDT 24 387115864 ps
T880 /workspace/coverage/default/27.lc_ctrl_security_escalation.1178586101 Aug 09 06:38:40 PM PDT 24 Aug 09 06:38:47 PM PDT 24 769699185 ps
T881 /workspace/coverage/default/18.lc_ctrl_alert_test.3749072181 Aug 09 06:38:13 PM PDT 24 Aug 09 06:38:14 PM PDT 24 19594356 ps
T882 /workspace/coverage/default/26.lc_ctrl_sec_token_digest.1673006921 Aug 09 06:38:42 PM PDT 24 Aug 09 06:38:53 PM PDT 24 1187131218 ps
T883 /workspace/coverage/default/29.lc_ctrl_sec_token_digest.1519210972 Aug 09 06:38:48 PM PDT 24 Aug 09 06:39:00 PM PDT 24 1926518986 ps
T884 /workspace/coverage/default/1.lc_ctrl_smoke.815920390 Aug 09 06:36:05 PM PDT 24 Aug 09 06:36:09 PM PDT 24 93130712 ps
T885 /workspace/coverage/default/3.lc_ctrl_regwen_during_op.3327658143 Aug 09 06:36:36 PM PDT 24 Aug 09 06:36:47 PM PDT 24 1688557058 ps
T886 /workspace/coverage/default/28.lc_ctrl_alert_test.2509811269 Aug 09 06:38:50 PM PDT 24 Aug 09 06:38:51 PM PDT 24 87804632 ps
T887 /workspace/coverage/default/41.lc_ctrl_state_failure.2207948437 Aug 09 06:39:29 PM PDT 24 Aug 09 06:39:57 PM PDT 24 2367397688 ps
T888 /workspace/coverage/default/12.lc_ctrl_jtag_access.417963523 Aug 09 06:37:42 PM PDT 24 Aug 09 06:37:46 PM PDT 24 617229397 ps
T889 /workspace/coverage/default/2.lc_ctrl_volatile_unlock_smoke.1801410950 Aug 09 06:36:12 PM PDT 24 Aug 09 06:36:13 PM PDT 24 14182448 ps
T96 /workspace/coverage/cover_reg_top/13.lc_ctrl_same_csr_outstanding.179443659 Aug 09 07:44:49 PM PDT 24 Aug 09 07:44:50 PM PDT 24 27513669 ps
T103 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_mem_rw_with_rand_reset.2546281260 Aug 09 07:44:25 PM PDT 24 Aug 09 07:44:26 PM PDT 24 128373767 ps
T133 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_alert_test.1715932341 Aug 09 07:44:40 PM PDT 24 Aug 09 07:44:44 PM PDT 24 489193859 ps
T97 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_aliasing.775699673 Aug 09 07:44:39 PM PDT 24 Aug 09 07:44:41 PM PDT 24 65529234 ps
T89 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_mem_rw_with_rand_reset.3751662049 Aug 09 07:44:27 PM PDT 24 Aug 09 07:44:28 PM PDT 24 20158730 ps
T90 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_errors.3708236106 Aug 09 07:44:39 PM PDT 24 Aug 09 07:44:42 PM PDT 24 254973460 ps
T91 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_intg_err.3002142078 Aug 09 07:44:46 PM PDT 24 Aug 09 07:44:49 PM PDT 24 1397295530 ps
T131 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_rw.22835223 Aug 09 07:44:26 PM PDT 24 Aug 09 07:44:28 PM PDT 24 580797524 ps
T132 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_aliasing.3872768740 Aug 09 07:44:43 PM PDT 24 Aug 09 07:44:55 PM PDT 24 1884690892 ps
T95 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_mem_rw_with_rand_reset.1079998208 Aug 09 07:44:24 PM PDT 24 Aug 09 07:44:26 PM PDT 24 111428565 ps
T186 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_hw_reset.2111515116 Aug 09 07:44:25 PM PDT 24 Aug 09 07:44:26 PM PDT 24 53272571 ps
T99 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_mem_rw_with_rand_reset.1493837623 Aug 09 07:44:36 PM PDT 24 Aug 09 07:44:38 PM PDT 24 52321734 ps
T128 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_rw.723788709 Aug 09 07:44:41 PM PDT 24 Aug 09 07:44:43 PM PDT 24 708360464 ps
T143 /workspace/coverage/cover_reg_top/8.lc_ctrl_csr_rw.2806137753 Aug 09 07:44:40 PM PDT 24 Aug 09 07:44:41 PM PDT 24 25910221 ps
T169 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_mem_rw_with_rand_reset.4086559452 Aug 09 07:44:48 PM PDT 24 Aug 09 07:44:49 PM PDT 24 127450821 ps
T129 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1749099489 Aug 09 07:44:40 PM PDT 24 Aug 09 07:44:43 PM PDT 24 161709442 ps
T890 /workspace/coverage/cover_reg_top/12.lc_ctrl_csr_rw.3286805444 Aug 09 07:44:45 PM PDT 24 Aug 09 07:44:46 PM PDT 24 17234217 ps
T891 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_alert_test.2098049191 Aug 09 07:44:28 PM PDT 24 Aug 09 07:44:29 PM PDT 24 47701543 ps
T892 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_mem_rw_with_rand_reset.4221682329 Aug 09 07:44:45 PM PDT 24 Aug 09 07:44:46 PM PDT 24 102234712 ps
T93 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_intg_err.352802073 Aug 09 07:44:36 PM PDT 24 Aug 09 07:44:39 PM PDT 24 51140726 ps
T893 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_rw.1908128818 Aug 09 07:44:55 PM PDT 24 Aug 09 07:44:56 PM PDT 24 23876095 ps
T130 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3880065937 Aug 09 07:44:39 PM PDT 24 Aug 09 07:44:42 PM PDT 24 353421531 ps
T104 /workspace/coverage/cover_reg_top/12.lc_ctrl_tl_errors.195299934 Aug 09 07:44:49 PM PDT 24 Aug 09 07:44:53 PM PDT 24 107470495 ps
T197 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_rw.3909349196 Aug 09 07:44:51 PM PDT 24 Aug 09 07:44:52 PM PDT 24 33625893 ps
T894 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_rw.1550365297 Aug 09 07:44:46 PM PDT 24 Aug 09 07:44:47 PM PDT 24 39706706 ps
T895 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_hw_reset.3999036772 Aug 09 07:44:39 PM PDT 24 Aug 09 07:44:42 PM PDT 24 279111366 ps
T198 /workspace/coverage/cover_reg_top/9.lc_ctrl_same_csr_outstanding.4252268955 Aug 09 07:44:49 PM PDT 24 Aug 09 07:44:51 PM PDT 24 60145793 ps
T105 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_errors.554179636 Aug 09 07:44:44 PM PDT 24 Aug 09 07:44:46 PM PDT 24 843154560 ps
T94 /workspace/coverage/cover_reg_top/4.lc_ctrl_tl_intg_err.2257052466 Aug 09 07:44:39 PM PDT 24 Aug 09 07:44:42 PM PDT 24 59261237 ps
T896 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_mem_rw_with_rand_reset.3778703884 Aug 09 07:44:49 PM PDT 24 Aug 09 07:44:51 PM PDT 24 51515902 ps
T897 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_hw_reset.2357583218 Aug 09 07:44:37 PM PDT 24 Aug 09 07:44:39 PM PDT 24 136882647 ps
T199 /workspace/coverage/cover_reg_top/2.lc_ctrl_same_csr_outstanding.1727424561 Aug 09 07:44:25 PM PDT 24 Aug 09 07:44:27 PM PDT 24 37627991 ps
T898 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_rw.1007472152 Aug 09 07:44:27 PM PDT 24 Aug 09 07:44:28 PM PDT 24 19471208 ps
T100 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_intg_err.242940060 Aug 09 07:44:45 PM PDT 24 Aug 09 07:44:49 PM PDT 24 123054435 ps
T899 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_rw.2135598107 Aug 09 07:44:49 PM PDT 24 Aug 09 07:44:50 PM PDT 24 98926737 ps
T118 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.4145314750 Aug 09 07:44:40 PM PDT 24 Aug 09 07:44:42 PM PDT 24 64923879 ps
T200 /workspace/coverage/cover_reg_top/7.lc_ctrl_same_csr_outstanding.3575549294 Aug 09 07:44:40 PM PDT 24 Aug 09 07:44:42 PM PDT 24 33940333 ps
T900 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_rw.515443439 Aug 09 07:44:53 PM PDT 24 Aug 09 07:44:54 PM PDT 24 11969102 ps
T901 /workspace/coverage/cover_reg_top/12.lc_ctrl_csr_mem_rw_with_rand_reset.4182304494 Aug 09 07:44:46 PM PDT 24 Aug 09 07:44:47 PM PDT 24 76593876 ps
T902 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_rw.3425490437 Aug 09 07:44:14 PM PDT 24 Aug 09 07:44:16 PM PDT 24 37663679 ps
T903 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2538493157 Aug 09 07:44:47 PM PDT 24 Aug 09 07:44:50 PM PDT 24 313274168 ps
T904 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_alert_test.4118059276 Aug 09 07:44:24 PM PDT 24 Aug 09 07:44:25 PM PDT 24 156066281 ps
T905 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_bit_bash.972662115 Aug 09 07:44:24 PM PDT 24 Aug 09 07:44:26 PM PDT 24 55840484 ps
T112 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2939398082 Aug 09 07:44:26 PM PDT 24 Aug 09 07:44:31 PM PDT 24 2515824822 ps
T201 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_same_csr_outstanding.2457630098 Aug 09 07:44:25 PM PDT 24 Aug 09 07:44:26 PM PDT 24 16406314 ps
T195 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_rw.3321654013 Aug 09 07:44:49 PM PDT 24 Aug 09 07:44:50 PM PDT 24 15620560 ps
T906 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_alert_test.3484040557 Aug 09 07:44:37 PM PDT 24 Aug 09 07:44:38 PM PDT 24 117115898 ps
T907 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_rw.3033007603 Aug 09 07:44:38 PM PDT 24 Aug 09 07:44:40 PM PDT 24 118442673 ps
T106 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_errors.3859673151 Aug 09 07:44:48 PM PDT 24 Aug 09 07:44:50 PM PDT 24 72941773 ps
T908 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_hw_reset.3531014379 Aug 09 07:44:26 PM PDT 24 Aug 09 07:44:28 PM PDT 24 192268490 ps
T909 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_rw.357024812 Aug 09 07:44:39 PM PDT 24 Aug 09 07:44:40 PM PDT 24 59174205 ps
T910 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_hw_reset.3800656035 Aug 09 07:44:11 PM PDT 24 Aug 09 07:44:14 PM PDT 24 778709742 ps
T911 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_mem_rw_with_rand_reset.798061430 Aug 09 07:44:37 PM PDT 24 Aug 09 07:44:39 PM PDT 24 25796127 ps
T912 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_mem_rw_with_rand_reset.936016775 Aug 09 07:44:36 PM PDT 24 Aug 09 07:44:37 PM PDT 24 17264587 ps
T187 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_rw.3066172831 Aug 09 07:44:24 PM PDT 24 Aug 09 07:44:25 PM PDT 24 17301836 ps
T913 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_rw.2846742074 Aug 09 07:44:26 PM PDT 24 Aug 09 07:44:27 PM PDT 24 44120390 ps
T117 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1280667926 Aug 09 07:44:26 PM PDT 24 Aug 09 07:44:29 PM PDT 24 240565805 ps
T107 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_errors.1178633903 Aug 09 07:44:39 PM PDT 24 Aug 09 07:44:42 PM PDT 24 90816253 ps
T914 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_aliasing.3633600048 Aug 09 07:44:26 PM PDT 24 Aug 09 07:44:29 PM PDT 24 1177102696 ps
T915 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_alert_test.76244527 Aug 09 07:44:27 PM PDT 24 Aug 09 07:44:28 PM PDT 24 167178977 ps
T202 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_same_csr_outstanding.3527708546 Aug 09 07:44:38 PM PDT 24 Aug 09 07:44:40 PM PDT 24 204249424 ps
T203 /workspace/coverage/cover_reg_top/16.lc_ctrl_same_csr_outstanding.49875582 Aug 09 07:44:46 PM PDT 24 Aug 09 07:44:47 PM PDT 24 95662164 ps
T916 /workspace/coverage/cover_reg_top/10.lc_ctrl_csr_rw.2464812008 Aug 09 07:44:46 PM PDT 24 Aug 09 07:44:47 PM PDT 24 26554299 ps
T124 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_intg_err.2261617646 Aug 09 07:44:47 PM PDT 24 Aug 09 07:44:49 PM PDT 24 171378720 ps
T188 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_rw.3068575785 Aug 09 07:44:25 PM PDT 24 Aug 09 07:44:26 PM PDT 24 51656498 ps
T210 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_intg_err.2773375361 Aug 09 07:44:36 PM PDT 24 Aug 09 07:44:39 PM PDT 24 565688758 ps
T917 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_alert_test.1209889742 Aug 09 07:44:40 PM PDT 24 Aug 09 07:44:42 PM PDT 24 188372289 ps
T918 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_alert_test.3971927717 Aug 09 07:44:44 PM PDT 24 Aug 09 07:44:46 PM PDT 24 225414522 ps
T919 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_rw.2245920002 Aug 09 07:44:48 PM PDT 24 Aug 09 07:44:49 PM PDT 24 30582146 ps
T121 /workspace/coverage/cover_reg_top/19.lc_ctrl_tl_intg_err.2149440033 Aug 09 07:44:51 PM PDT 24 Aug 09 07:44:54 PM PDT 24 221597320 ps
T920 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1765961244 Aug 09 07:44:40 PM PDT 24 Aug 09 07:44:44 PM PDT 24 1565625375 ps
T921 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_aliasing.1702662428 Aug 09 07:44:26 PM PDT 24 Aug 09 07:44:27 PM PDT 24 129097363 ps
T922 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_aliasing.38397000 Aug 09 07:44:28 PM PDT 24 Aug 09 07:44:33 PM PDT 24 369393912 ps
T125 /workspace/coverage/cover_reg_top/6.lc_ctrl_tl_intg_err.3869684388 Aug 09 07:44:39 PM PDT 24 Aug 09 07:44:42 PM PDT 24 209189085 ps
T126 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_intg_err.2546593967 Aug 09 07:44:47 PM PDT 24 Aug 09 07:44:49 PM PDT 24 94188386 ps
T923 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_bit_bash.67092056 Aug 09 07:44:36 PM PDT 24 Aug 09 07:44:45 PM PDT 24 9500122856 ps
T924 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_mem_rw_with_rand_reset.2240444827 Aug 09 07:44:40 PM PDT 24 Aug 09 07:44:41 PM PDT 24 85526851 ps
T925 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_hw_reset.2552303208 Aug 09 07:44:46 PM PDT 24 Aug 09 07:44:48 PM PDT 24 82969814 ps
T926 /workspace/coverage/cover_reg_top/19.lc_ctrl_tl_errors.2581542617 Aug 09 07:44:51 PM PDT 24 Aug 09 07:44:53 PM PDT 24 103124023 ps
T927 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_aliasing.450536847 Aug 09 07:44:37 PM PDT 24 Aug 09 07:44:43 PM PDT 24 1542949922 ps
T204 /workspace/coverage/cover_reg_top/10.lc_ctrl_same_csr_outstanding.275354675 Aug 09 07:44:50 PM PDT 24 Aug 09 07:44:51 PM PDT 24 82649559 ps
T108 /workspace/coverage/cover_reg_top/6.lc_ctrl_tl_errors.1072872803 Aug 09 07:44:38 PM PDT 24 Aug 09 07:44:40 PM PDT 24 109335048 ps
T928 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_rw.29710473 Aug 09 07:44:46 PM PDT 24 Aug 09 07:44:47 PM PDT 24 12151039 ps
T113 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2989295285 Aug 09 07:44:26 PM PDT 24 Aug 09 07:44:30 PM PDT 24 474156021 ps
T929 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_aliasing.2411228341 Aug 09 07:44:39 PM PDT 24 Aug 09 07:44:42 PM PDT 24 850186367 ps
T189 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_rw.974488539 Aug 09 07:44:38 PM PDT 24 Aug 09 07:44:38 PM PDT 24 24525532 ps
T930 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_mem_rw_with_rand_reset.134959370 Aug 09 07:44:45 PM PDT 24 Aug 09 07:44:47 PM PDT 24 21398921 ps
T931 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_bit_bash.1895414839 Aug 09 07:44:40 PM PDT 24 Aug 09 07:44:51 PM PDT 24 3871667476 ps
T932 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_mem_rw_with_rand_reset.4179883693 Aug 09 07:44:48 PM PDT 24 Aug 09 07:44:50 PM PDT 24 353403861 ps
T933 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_bit_bash.4022803798 Aug 09 07:44:46 PM PDT 24 Aug 09 07:45:10 PM PDT 24 1942774788 ps
T114 /workspace/coverage/cover_reg_top/4.lc_ctrl_tl_errors.1151581060 Aug 09 07:44:40 PM PDT 24 Aug 09 07:44:43 PM PDT 24 160351598 ps
T934 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_bit_bash.2908543435 Aug 09 07:44:27 PM PDT 24 Aug 09 07:44:37 PM PDT 24 355430476 ps
T935 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_rw.1354536035 Aug 09 07:44:24 PM PDT 24 Aug 09 07:44:26 PM PDT 24 173589908 ps
T190 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_hw_reset.4190015501 Aug 09 07:44:26 PM PDT 24 Aug 09 07:44:27 PM PDT 24 36759066 ps
T936 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_rw.3415198129 Aug 09 07:44:37 PM PDT 24 Aug 09 07:44:39 PM PDT 24 108655272 ps
T937 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_bit_bash.973177447 Aug 09 07:44:29 PM PDT 24 Aug 09 07:44:30 PM PDT 24 147794282 ps
T938 /workspace/coverage/cover_reg_top/5.lc_ctrl_same_csr_outstanding.3986003830 Aug 09 07:44:40 PM PDT 24 Aug 09 07:44:41 PM PDT 24 30718341 ps
T939 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_mem_rw_with_rand_reset.1983750718 Aug 09 07:44:47 PM PDT 24 Aug 09 07:44:48 PM PDT 24 94284428 ps
T940 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_bit_bash.1341236540 Aug 09 07:44:11 PM PDT 24 Aug 09 07:44:23 PM PDT 24 3459634159 ps
T191 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_hw_reset.3631421813 Aug 09 07:44:25 PM PDT 24 Aug 09 07:44:26 PM PDT 24 15544580 ps
T941 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_rw.2178541256 Aug 09 07:44:48 PM PDT 24 Aug 09 07:44:49 PM PDT 24 29331737 ps
T942 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_errors.1572111693 Aug 09 07:44:25 PM PDT 24 Aug 09 07:44:27 PM PDT 24 108018846 ps
T943 /workspace/coverage/cover_reg_top/7.lc_ctrl_csr_rw.2581169068 Aug 09 07:44:43 PM PDT 24 Aug 09 07:44:44 PM PDT 24 69106736 ps
T944 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_same_csr_outstanding.681340284 Aug 09 07:44:29 PM PDT 24 Aug 09 07:44:31 PM PDT 24 15785034 ps
T101 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_errors.2490442504 Aug 09 07:44:46 PM PDT 24 Aug 09 07:44:50 PM PDT 24 637092114 ps
T945 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_rw.4285573188 Aug 09 07:44:38 PM PDT 24 Aug 09 07:44:40 PM PDT 24 386633528 ps
T946 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_errors.3170523892 Aug 09 07:44:48 PM PDT 24 Aug 09 07:44:50 PM PDT 24 78830699 ps
T947 /workspace/coverage/cover_reg_top/3.lc_ctrl_same_csr_outstanding.1288051286 Aug 09 07:44:38 PM PDT 24 Aug 09 07:44:39 PM PDT 24 61381961 ps
T948 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_hw_reset.2884128318 Aug 09 07:44:35 PM PDT 24 Aug 09 07:44:38 PM PDT 24 104408889 ps
T102 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_errors.2263968445 Aug 09 07:44:24 PM PDT 24 Aug 09 07:44:28 PM PDT 24 103766960 ps
T192 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_hw_reset.1512284701 Aug 09 07:44:39 PM PDT 24 Aug 09 07:44:40 PM PDT 24 79718494 ps
T949 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.13174068 Aug 09 07:44:37 PM PDT 24 Aug 09 07:44:39 PM PDT 24 48609968 ps
T950 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_errors.1936306855 Aug 09 07:44:36 PM PDT 24 Aug 09 07:44:39 PM PDT 24 270338206 ps
T951 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_same_csr_outstanding.2396343802 Aug 09 07:44:40 PM PDT 24 Aug 09 07:44:41 PM PDT 24 22171647 ps
T952 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_aliasing.3021158685 Aug 09 07:44:37 PM PDT 24 Aug 09 07:44:46 PM PDT 24 876954437 ps
T953 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_errors.705298719 Aug 09 07:44:47 PM PDT 24 Aug 09 07:44:50 PM PDT 24 102068518 ps
T954 /workspace/coverage/cover_reg_top/4.lc_ctrl_same_csr_outstanding.2061945103 Aug 09 07:44:38 PM PDT 24 Aug 09 07:44:39 PM PDT 24 48341910 ps
T193 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_rw.2557485350 Aug 09 07:44:46 PM PDT 24 Aug 09 07:44:47 PM PDT 24 37240131 ps
T955 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_hw_reset.3653666166 Aug 09 07:44:41 PM PDT 24 Aug 09 07:44:43 PM PDT 24 191894714 ps
T956 /workspace/coverage/cover_reg_top/18.lc_ctrl_same_csr_outstanding.3149321857 Aug 09 07:44:52 PM PDT 24 Aug 09 07:44:54 PM PDT 24 84198676 ps
T957 /workspace/coverage/cover_reg_top/11.lc_ctrl_same_csr_outstanding.1967030369 Aug 09 07:44:48 PM PDT 24 Aug 09 07:44:50 PM PDT 24 182511828 ps
T194 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_rw.788700434 Aug 09 07:44:36 PM PDT 24 Aug 09 07:44:37 PM PDT 24 46578935 ps
T958 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_bit_bash.3565151384 Aug 09 07:44:27 PM PDT 24 Aug 09 07:44:49 PM PDT 24 3872069915 ps
T959 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_aliasing.1165937296 Aug 09 07:44:27 PM PDT 24 Aug 09 07:44:33 PM PDT 24 2491643242 ps
T960 /workspace/coverage/cover_reg_top/17.lc_ctrl_same_csr_outstanding.908243807 Aug 09 07:44:48 PM PDT 24 Aug 09 07:44:49 PM PDT 24 106409928 ps
T961 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_bit_bash.166411045 Aug 09 07:44:37 PM PDT 24 Aug 09 07:45:16 PM PDT 24 7313257332 ps
T962 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_rw.3686792939 Aug 09 07:44:36 PM PDT 24 Aug 09 07:44:37 PM PDT 24 14461418 ps
T963 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_hw_reset.2958784870 Aug 09 07:44:26 PM PDT 24 Aug 09 07:44:30 PM PDT 24 271055474 ps
T120 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_intg_err.1546455421 Aug 09 07:44:43 PM PDT 24 Aug 09 07:44:47 PM PDT 24 112939391 ps
T964 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_aliasing.680239402 Aug 09 07:44:38 PM PDT 24 Aug 09 07:44:43 PM PDT 24 863470975 ps
T123 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_intg_err.1131525531 Aug 09 07:44:37 PM PDT 24 Aug 09 07:44:39 PM PDT 24 54741424 ps
T965 /workspace/coverage/cover_reg_top/7.lc_ctrl_csr_mem_rw_with_rand_reset.1364377244 Aug 09 07:44:43 PM PDT 24 Aug 09 07:44:45 PM PDT 24 41726740 ps
T116 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_intg_err.352891235 Aug 09 07:44:28 PM PDT 24 Aug 09 07:44:31 PM PDT 24 1641869270 ps
T966 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_bit_bash.754241797 Aug 09 07:44:38 PM PDT 24 Aug 09 07:44:40 PM PDT 24 94799726 ps
T967 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_hw_reset.3763958021 Aug 09 07:44:24 PM PDT 24 Aug 09 07:44:26 PM PDT 24 258391223 ps
T968 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_same_csr_outstanding.1428656005 Aug 09 07:44:36 PM PDT 24 Aug 09 07:44:38 PM PDT 24 90139098 ps
T969 /workspace/coverage/cover_reg_top/8.lc_ctrl_same_csr_outstanding.3024017989 Aug 09 07:44:45 PM PDT 24 Aug 09 07:44:46 PM PDT 24 23922514 ps
T970 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_bit_bash.2824239279 Aug 09 07:44:37 PM PDT 24 Aug 09 07:45:20 PM PDT 24 1799431382 ps
T127 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_intg_err.2787666499 Aug 09 07:44:46 PM PDT 24 Aug 09 07:44:50 PM PDT 24 250373157 ps
T109 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_intg_err.2586780634 Aug 09 07:44:47 PM PDT 24 Aug 09 07:44:49 PM PDT 24 234701092 ps
T971 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_alert_test.2857193133 Aug 09 07:44:40 PM PDT 24 Aug 09 07:44:41 PM PDT 24 48252985 ps
T972 /workspace/coverage/cover_reg_top/15.lc_ctrl_same_csr_outstanding.2690055936 Aug 09 07:44:48 PM PDT 24 Aug 09 07:44:49 PM PDT 24 55690077 ps
T122 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_intg_err.2915931616 Aug 09 07:44:45 PM PDT 24 Aug 09 07:44:47 PM PDT 24 61267749 ps
T973 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_errors.1305167853 Aug 09 07:44:48 PM PDT 24 Aug 09 07:44:51 PM PDT 24 63397712 ps
T974 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_errors.2328602566 Aug 09 07:44:40 PM PDT 24 Aug 09 07:44:42 PM PDT 24 172461919 ps
T975 /workspace/coverage/cover_reg_top/1.lc_ctrl_tl_errors.3417815355 Aug 09 07:44:26 PM PDT 24 Aug 09 07:44:32 PM PDT 24 160501486 ps
T119 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_intg_err.1697048224 Aug 09 07:44:48 PM PDT 24 Aug 09 07:44:52 PM PDT 24 249794405 ps
T976 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_bit_bash.3489015454 Aug 09 07:44:35 PM PDT 24 Aug 09 07:44:37 PM PDT 24 94290688 ps
T977 /workspace/coverage/cover_reg_top/6.lc_ctrl_same_csr_outstanding.496372257 Aug 09 07:44:40 PM PDT 24 Aug 09 07:44:42 PM PDT 24 158403699 ps
T978 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_same_csr_outstanding.2820374554 Aug 09 07:44:40 PM PDT 24 Aug 09 07:44:41 PM PDT 24 20886403 ps
T979 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_hw_reset.2616717146 Aug 09 07:44:36 PM PDT 24 Aug 09 07:44:39 PM PDT 24 723843580 ps
T115 /workspace/coverage/cover_reg_top/12.lc_ctrl_tl_intg_err.1982888083 Aug 09 07:44:47 PM PDT 24 Aug 09 07:44:50 PM PDT 24 113016891 ps
T980 /workspace/coverage/cover_reg_top/1.lc_ctrl_same_csr_outstanding.1613141466 Aug 09 07:44:26 PM PDT 24 Aug 09 07:44:28 PM PDT 24 73942193 ps
T981 /workspace/coverage/cover_reg_top/14.lc_ctrl_same_csr_outstanding.3814456351 Aug 09 07:44:44 PM PDT 24 Aug 09 07:44:45 PM PDT 24 297432998 ps
T982 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_aliasing.1557117374 Aug 09 07:44:27 PM PDT 24 Aug 09 07:44:40 PM PDT 24 671808280 ps
T983 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_same_csr_outstanding.4154814306 Aug 09 07:44:37 PM PDT 24 Aug 09 07:44:39 PM PDT 24 651210082 ps
T984 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_bit_bash.2611517293 Aug 09 07:44:29 PM PDT 24 Aug 09 07:44:56 PM PDT 24 21394854556 ps
T985 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_aliasing.2895395068 Aug 09 07:44:43 PM PDT 24 Aug 09 07:44:45 PM PDT 24 26629543 ps
T986 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_rw.2769047473 Aug 09 07:44:38 PM PDT 24 Aug 09 07:44:39 PM PDT 24 14055944 ps
T987 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_bit_bash.2271795012 Aug 09 07:44:36 PM PDT 24 Aug 09 07:45:01 PM PDT 24 4551409946 ps
T110 /workspace/coverage/cover_reg_top/9.lc_ctrl_tl_intg_err.575186405 Aug 09 07:44:49 PM PDT 24 Aug 09 07:44:51 PM PDT 24 280750761 ps
T988 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_same_csr_outstanding.2147719865 Aug 09 07:44:37 PM PDT 24 Aug 09 07:44:38 PM PDT 24 80744930 ps
T989 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_mem_rw_with_rand_reset.642898689 Aug 09 07:44:51 PM PDT 24 Aug 09 07:44:53 PM PDT 24 37340066 ps
T990 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_mem_rw_with_rand_reset.2546289189 Aug 09 07:44:53 PM PDT 24 Aug 09 07:44:55 PM PDT 24 31932153 ps
T991 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_alert_test.1278853436 Aug 09 07:44:35 PM PDT 24 Aug 09 07:44:37 PM PDT 24 88029856 ps
T992 /workspace/coverage/cover_reg_top/0.lc_ctrl_same_csr_outstanding.4057558546 Aug 09 07:44:26 PM PDT 24 Aug 09 07:44:28 PM PDT 24 202133450 ps
T993 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_same_csr_outstanding.3422270827 Aug 09 07:44:43 PM PDT 24 Aug 09 07:44:44 PM PDT 24 23094126 ps
T994 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_aliasing.3672461496 Aug 09 07:44:26 PM PDT 24 Aug 09 07:44:28 PM PDT 24 118584315 ps
T995 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_bit_bash.1299685130 Aug 09 07:44:28 PM PDT 24 Aug 09 07:44:29 PM PDT 24 150044097 ps
T996 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_intg_err.3735129068 Aug 09 07:44:26 PM PDT 24 Aug 09 07:44:30 PM PDT 24 122810433 ps
T997 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_aliasing.4079341982 Aug 09 07:44:38 PM PDT 24 Aug 09 07:44:45 PM PDT 24 1309245901 ps
T998 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_errors.3726330937 Aug 09 07:44:49 PM PDT 24 Aug 09 07:44:51 PM PDT 24 70000328 ps
T999 /workspace/coverage/cover_reg_top/10.lc_ctrl_csr_mem_rw_with_rand_reset.2382855952 Aug 09 07:44:44 PM PDT 24 Aug 09 07:44:45 PM PDT 24 42024099 ps
T1000 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_hw_reset.226611847 Aug 09 07:44:38 PM PDT 24 Aug 09 07:44:39 PM PDT 24 18395013 ps
T1001 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_mem_rw_with_rand_reset.3803990083 Aug 09 07:44:48 PM PDT 24 Aug 09 07:44:50 PM PDT 24 32538273 ps
T196 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_aliasing.2100302356 Aug 09 07:44:27 PM PDT 24 Aug 09 07:44:29 PM PDT 24 26916203 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%