Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.79 97.92 95.29 93.40 97.62 98.52 98.51 96.29


Total test records in report: 1004
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html

T196 /workspace/coverage/default/7.lc_ctrl_claim_transition_if.3490847715 Aug 10 05:55:47 PM PDT 24 Aug 10 05:55:48 PM PDT 24 17307353 ps
T817 /workspace/coverage/default/11.lc_ctrl_stress_all.270388560 Aug 10 05:56:02 PM PDT 24 Aug 10 05:58:20 PM PDT 24 3957258280 ps
T818 /workspace/coverage/default/15.lc_ctrl_alert_test.2308211634 Aug 10 05:56:12 PM PDT 24 Aug 10 05:56:13 PM PDT 24 31433090 ps
T819 /workspace/coverage/default/20.lc_ctrl_sec_token_digest.2875879840 Aug 10 05:56:31 PM PDT 24 Aug 10 05:56:43 PM PDT 24 394757362 ps
T820 /workspace/coverage/default/32.lc_ctrl_sec_mubi.2961305511 Aug 10 05:56:53 PM PDT 24 Aug 10 05:57:06 PM PDT 24 343858970 ps
T821 /workspace/coverage/default/2.lc_ctrl_jtag_state_failure.4201038100 Aug 10 05:55:33 PM PDT 24 Aug 10 05:56:24 PM PDT 24 2795381433 ps
T822 /workspace/coverage/default/8.lc_ctrl_state_post_trans.4281697877 Aug 10 05:55:49 PM PDT 24 Aug 10 05:55:59 PM PDT 24 160732873 ps
T823 /workspace/coverage/default/6.lc_ctrl_stress_all_with_rand_reset.3101160011 Aug 10 05:55:41 PM PDT 24 Aug 10 06:03:01 PM PDT 24 56833294497 ps
T824 /workspace/coverage/default/7.lc_ctrl_volatile_unlock_smoke.3440731547 Aug 10 05:55:39 PM PDT 24 Aug 10 05:55:41 PM PDT 24 12302614 ps
T825 /workspace/coverage/default/44.lc_ctrl_sec_token_mux.4180114982 Aug 10 05:57:26 PM PDT 24 Aug 10 05:57:39 PM PDT 24 1287583201 ps
T826 /workspace/coverage/default/24.lc_ctrl_volatile_unlock_smoke.1640248409 Aug 10 05:56:37 PM PDT 24 Aug 10 05:56:38 PM PDT 24 45959407 ps
T197 /workspace/coverage/default/4.lc_ctrl_claim_transition_if.3706917126 Aug 10 05:55:39 PM PDT 24 Aug 10 05:55:40 PM PDT 24 11656044 ps
T827 /workspace/coverage/default/9.lc_ctrl_regwen_during_op.1321654137 Aug 10 05:55:54 PM PDT 24 Aug 10 05:56:04 PM PDT 24 1432726202 ps
T828 /workspace/coverage/default/26.lc_ctrl_sec_mubi.1850331096 Aug 10 05:56:44 PM PDT 24 Aug 10 05:57:00 PM PDT 24 1065896147 ps
T829 /workspace/coverage/default/11.lc_ctrl_state_failure.1901583203 Aug 10 05:55:59 PM PDT 24 Aug 10 05:56:29 PM PDT 24 1470606946 ps
T830 /workspace/coverage/default/37.lc_ctrl_prog_failure.2332365674 Aug 10 05:57:11 PM PDT 24 Aug 10 05:57:14 PM PDT 24 206229371 ps
T831 /workspace/coverage/default/15.lc_ctrl_stress_all.2758437374 Aug 10 05:56:12 PM PDT 24 Aug 10 05:57:35 PM PDT 24 4249130764 ps
T832 /workspace/coverage/default/46.lc_ctrl_alert_test.1653584330 Aug 10 05:57:37 PM PDT 24 Aug 10 05:57:38 PM PDT 24 107674449 ps
T833 /workspace/coverage/default/9.lc_ctrl_jtag_smoke.2741664615 Aug 10 05:55:57 PM PDT 24 Aug 10 05:56:12 PM PDT 24 2344036205 ps
T834 /workspace/coverage/default/42.lc_ctrl_security_escalation.3682516358 Aug 10 05:57:16 PM PDT 24 Aug 10 05:57:24 PM PDT 24 341719251 ps
T835 /workspace/coverage/default/19.lc_ctrl_sec_mubi.749331138 Aug 10 05:56:29 PM PDT 24 Aug 10 05:56:38 PM PDT 24 259688819 ps
T67 /workspace/coverage/default/2.lc_ctrl_alert_test.2768312015 Aug 10 05:55:28 PM PDT 24 Aug 10 05:55:29 PM PDT 24 71048883 ps
T836 /workspace/coverage/default/49.lc_ctrl_smoke.2913166062 Aug 10 05:57:31 PM PDT 24 Aug 10 05:57:33 PM PDT 24 26742995 ps
T837 /workspace/coverage/default/1.lc_ctrl_jtag_state_failure.2715261213 Aug 10 05:55:17 PM PDT 24 Aug 10 05:56:15 PM PDT 24 6141438224 ps
T838 /workspace/coverage/default/35.lc_ctrl_state_post_trans.885972277 Aug 10 05:57:00 PM PDT 24 Aug 10 05:57:09 PM PDT 24 307367262 ps
T68 /workspace/coverage/default/10.lc_ctrl_smoke.3466643974 Aug 10 05:55:58 PM PDT 24 Aug 10 05:56:00 PM PDT 24 40437273 ps
T839 /workspace/coverage/default/42.lc_ctrl_state_post_trans.1640664672 Aug 10 05:57:18 PM PDT 24 Aug 10 05:57:25 PM PDT 24 91751632 ps
T840 /workspace/coverage/default/26.lc_ctrl_state_failure.52591302 Aug 10 05:56:40 PM PDT 24 Aug 10 05:57:00 PM PDT 24 940362838 ps
T841 /workspace/coverage/default/12.lc_ctrl_sec_token_mux.2382011325 Aug 10 05:55:55 PM PDT 24 Aug 10 05:56:08 PM PDT 24 2749798063 ps
T842 /workspace/coverage/default/13.lc_ctrl_jtag_state_failure.3313922497 Aug 10 05:56:03 PM PDT 24 Aug 10 05:56:40 PM PDT 24 10295275872 ps
T843 /workspace/coverage/default/42.lc_ctrl_stress_all.2715089649 Aug 10 05:57:20 PM PDT 24 Aug 10 05:58:31 PM PDT 24 4181932597 ps
T844 /workspace/coverage/default/6.lc_ctrl_jtag_priority.1284577240 Aug 10 05:55:43 PM PDT 24 Aug 10 05:55:46 PM PDT 24 142895142 ps
T845 /workspace/coverage/default/32.lc_ctrl_alert_test.3414872438 Aug 10 05:56:54 PM PDT 24 Aug 10 05:56:55 PM PDT 24 57697671 ps
T846 /workspace/coverage/default/19.lc_ctrl_state_failure.1186020469 Aug 10 05:56:30 PM PDT 24 Aug 10 05:56:59 PM PDT 24 389123328 ps
T847 /workspace/coverage/default/3.lc_ctrl_jtag_prog_failure.2000963075 Aug 10 05:55:29 PM PDT 24 Aug 10 05:55:37 PM PDT 24 1949856118 ps
T848 /workspace/coverage/default/5.lc_ctrl_regwen_during_op.3795109671 Aug 10 05:55:40 PM PDT 24 Aug 10 05:55:47 PM PDT 24 228141390 ps
T849 /workspace/coverage/default/28.lc_ctrl_stress_all.4158621857 Aug 10 05:56:44 PM PDT 24 Aug 10 06:00:36 PM PDT 24 112366852838 ps
T850 /workspace/coverage/default/36.lc_ctrl_sec_mubi.1971147540 Aug 10 05:57:02 PM PDT 24 Aug 10 05:57:14 PM PDT 24 2138714755 ps
T851 /workspace/coverage/default/42.lc_ctrl_sec_mubi.176273748 Aug 10 05:57:16 PM PDT 24 Aug 10 05:57:34 PM PDT 24 3316647728 ps
T852 /workspace/coverage/default/12.lc_ctrl_stress_all.17647948 Aug 10 05:55:55 PM PDT 24 Aug 10 05:57:26 PM PDT 24 9643735520 ps
T853 /workspace/coverage/default/25.lc_ctrl_volatile_unlock_smoke.809222837 Aug 10 05:56:39 PM PDT 24 Aug 10 05:56:40 PM PDT 24 14646550 ps
T854 /workspace/coverage/default/49.lc_ctrl_state_failure.2426926024 Aug 10 05:57:37 PM PDT 24 Aug 10 05:58:00 PM PDT 24 714309757 ps
T855 /workspace/coverage/default/21.lc_ctrl_security_escalation.3678692769 Aug 10 05:56:32 PM PDT 24 Aug 10 05:56:42 PM PDT 24 1013368926 ps
T856 /workspace/coverage/default/18.lc_ctrl_alert_test.2188680135 Aug 10 05:56:21 PM PDT 24 Aug 10 05:56:22 PM PDT 24 145591368 ps
T857 /workspace/coverage/default/33.lc_ctrl_errors.2783304146 Aug 10 05:56:55 PM PDT 24 Aug 10 05:57:08 PM PDT 24 1785002680 ps
T858 /workspace/coverage/default/13.lc_ctrl_errors.2034680578 Aug 10 05:56:04 PM PDT 24 Aug 10 05:56:16 PM PDT 24 4584328166 ps
T859 /workspace/coverage/default/35.lc_ctrl_state_failure.936887767 Aug 10 05:57:03 PM PDT 24 Aug 10 05:57:22 PM PDT 24 228741428 ps
T860 /workspace/coverage/default/27.lc_ctrl_sec_token_mux.404341169 Aug 10 05:56:46 PM PDT 24 Aug 10 05:56:57 PM PDT 24 869997102 ps
T69 /workspace/coverage/default/0.lc_ctrl_smoke.3928349775 Aug 10 05:55:25 PM PDT 24 Aug 10 05:55:28 PM PDT 24 222758637 ps
T861 /workspace/coverage/default/48.lc_ctrl_security_escalation.490678473 Aug 10 05:57:31 PM PDT 24 Aug 10 05:57:41 PM PDT 24 391907628 ps
T862 /workspace/coverage/default/12.lc_ctrl_jtag_state_post_trans.2085206309 Aug 10 05:56:01 PM PDT 24 Aug 10 05:56:23 PM PDT 24 923987062 ps
T863 /workspace/coverage/default/24.lc_ctrl_state_post_trans.3716222548 Aug 10 05:56:40 PM PDT 24 Aug 10 05:56:48 PM PDT 24 61061918 ps
T864 /workspace/coverage/default/7.lc_ctrl_errors.805711989 Aug 10 05:55:39 PM PDT 24 Aug 10 05:55:55 PM PDT 24 796077832 ps
T865 /workspace/coverage/default/8.lc_ctrl_jtag_priority.2407845341 Aug 10 05:55:47 PM PDT 24 Aug 10 05:55:50 PM PDT 24 468547495 ps
T866 /workspace/coverage/default/2.lc_ctrl_stress_all_with_rand_reset.3802165191 Aug 10 05:55:28 PM PDT 24 Aug 10 06:08:05 PM PDT 24 43856618162 ps
T867 /workspace/coverage/default/36.lc_ctrl_jtag_access.2751261477 Aug 10 05:57:02 PM PDT 24 Aug 10 05:57:13 PM PDT 24 1846429171 ps
T868 /workspace/coverage/default/6.lc_ctrl_alert_test.1134691845 Aug 10 05:55:44 PM PDT 24 Aug 10 05:55:45 PM PDT 24 89689122 ps
T869 /workspace/coverage/default/45.lc_ctrl_volatile_unlock_smoke.3664161439 Aug 10 05:57:25 PM PDT 24 Aug 10 05:57:26 PM PDT 24 13126163 ps
T870 /workspace/coverage/default/34.lc_ctrl_security_escalation.3792104292 Aug 10 05:57:02 PM PDT 24 Aug 10 05:57:13 PM PDT 24 3913501825 ps
T871 /workspace/coverage/default/1.lc_ctrl_state_failure.4060672547 Aug 10 05:55:19 PM PDT 24 Aug 10 05:55:37 PM PDT 24 244764025 ps
T872 /workspace/coverage/default/14.lc_ctrl_prog_failure.2740774068 Aug 10 05:56:10 PM PDT 24 Aug 10 05:56:14 PM PDT 24 82242137 ps
T873 /workspace/coverage/default/0.lc_ctrl_jtag_priority.2721332688 Aug 10 05:55:16 PM PDT 24 Aug 10 05:55:42 PM PDT 24 7158452033 ps
T874 /workspace/coverage/default/6.lc_ctrl_volatile_unlock_smoke.4008762247 Aug 10 05:55:40 PM PDT 24 Aug 10 05:55:41 PM PDT 24 31502885 ps
T875 /workspace/coverage/default/33.lc_ctrl_security_escalation.3491846102 Aug 10 05:56:53 PM PDT 24 Aug 10 05:57:02 PM PDT 24 952901464 ps
T876 /workspace/coverage/default/40.lc_ctrl_stress_all.3207107891 Aug 10 05:57:16 PM PDT 24 Aug 10 05:58:20 PM PDT 24 5128204957 ps
T877 /workspace/coverage/default/40.lc_ctrl_alert_test.829851870 Aug 10 05:57:21 PM PDT 24 Aug 10 05:57:22 PM PDT 24 21272122 ps
T878 /workspace/coverage/default/47.lc_ctrl_state_post_trans.2721400770 Aug 10 05:57:33 PM PDT 24 Aug 10 05:57:38 PM PDT 24 271931002 ps
T879 /workspace/coverage/default/10.lc_ctrl_sec_token_digest.1344066862 Aug 10 05:55:54 PM PDT 24 Aug 10 05:56:15 PM PDT 24 901496400 ps
T880 /workspace/coverage/default/4.lc_ctrl_prog_failure.1728232954 Aug 10 05:55:40 PM PDT 24 Aug 10 05:55:45 PM PDT 24 149338006 ps
T116 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_rw.1662155986 Aug 10 05:54:52 PM PDT 24 Aug 10 05:54:53 PM PDT 24 213473950 ps
T107 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_same_csr_outstanding.4273485938 Aug 10 05:55:05 PM PDT 24 Aug 10 05:55:07 PM PDT 24 42044072 ps
T117 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_bit_bash.1196399785 Aug 10 05:54:56 PM PDT 24 Aug 10 05:54:57 PM PDT 24 71286772 ps
T108 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_hw_reset.4259490526 Aug 10 05:54:50 PM PDT 24 Aug 10 05:54:53 PM PDT 24 216572489 ps
T137 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_rw.2900020784 Aug 10 05:55:08 PM PDT 24 Aug 10 05:55:09 PM PDT 24 14042703 ps
T99 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_mem_rw_with_rand_reset.235678590 Aug 10 05:55:09 PM PDT 24 Aug 10 05:55:11 PM PDT 24 22859778 ps
T109 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_rw.2025833062 Aug 10 05:54:52 PM PDT 24 Aug 10 05:54:54 PM PDT 24 147544790 ps
T183 /workspace/coverage/cover_reg_top/17.lc_ctrl_same_csr_outstanding.365483219 Aug 10 05:55:10 PM PDT 24 Aug 10 05:55:11 PM PDT 24 15628684 ps
T103 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_mem_rw_with_rand_reset.4011995368 Aug 10 05:54:47 PM PDT 24 Aug 10 05:54:49 PM PDT 24 32683547 ps
T881 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_rw.1653578240 Aug 10 05:55:06 PM PDT 24 Aug 10 05:55:07 PM PDT 24 13546010 ps
T100 /workspace/coverage/cover_reg_top/6.lc_ctrl_tl_errors.3387257241 Aug 10 05:55:00 PM PDT 24 Aug 10 05:55:03 PM PDT 24 72571089 ps
T136 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_rw.2751346729 Aug 10 05:54:50 PM PDT 24 Aug 10 05:54:51 PM PDT 24 42364216 ps
T882 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_rw.3212040085 Aug 10 05:55:10 PM PDT 24 Aug 10 05:55:11 PM PDT 24 50591249 ps
T138 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_hw_reset.3189574123 Aug 10 05:54:50 PM PDT 24 Aug 10 05:54:52 PM PDT 24 176598001 ps
T883 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_aliasing.1283878982 Aug 10 05:54:51 PM PDT 24 Aug 10 05:55:01 PM PDT 24 1398609387 ps
T884 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_rw.1620927224 Aug 10 05:54:51 PM PDT 24 Aug 10 05:54:54 PM PDT 24 1203001521 ps
T101 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_errors.910931523 Aug 10 05:55:08 PM PDT 24 Aug 10 05:55:12 PM PDT 24 1304789912 ps
T149 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_aliasing.2827880360 Aug 10 05:54:49 PM PDT 24 Aug 10 05:54:51 PM PDT 24 95588696 ps
T885 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_aliasing.2924587054 Aug 10 05:55:12 PM PDT 24 Aug 10 05:55:16 PM PDT 24 1159986267 ps
T886 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_aliasing.1463649063 Aug 10 05:54:54 PM PDT 24 Aug 10 05:55:00 PM PDT 24 444693299 ps
T104 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_intg_err.3600588999 Aug 10 05:55:14 PM PDT 24 Aug 10 05:55:16 PM PDT 24 118263109 ps
T184 /workspace/coverage/cover_reg_top/7.lc_ctrl_same_csr_outstanding.3478426017 Aug 10 05:55:12 PM PDT 24 Aug 10 05:55:14 PM PDT 24 37788820 ps
T118 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_mem_rw_with_rand_reset.4203415495 Aug 10 05:55:10 PM PDT 24 Aug 10 05:55:12 PM PDT 24 88136697 ps
T887 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_bit_bash.4075128101 Aug 10 05:54:53 PM PDT 24 Aug 10 05:55:03 PM PDT 24 973690428 ps
T105 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_intg_err.1784592208 Aug 10 05:55:05 PM PDT 24 Aug 10 05:55:10 PM PDT 24 410909262 ps
T115 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_mem_rw_with_rand_reset.1200374362 Aug 10 05:55:09 PM PDT 24 Aug 10 05:55:11 PM PDT 24 94495828 ps
T888 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_alert_test.3986955954 Aug 10 05:54:50 PM PDT 24 Aug 10 05:54:51 PM PDT 24 40645614 ps
T185 /workspace/coverage/cover_reg_top/14.lc_ctrl_same_csr_outstanding.1470471051 Aug 10 05:55:13 PM PDT 24 Aug 10 05:55:15 PM PDT 24 22334634 ps
T106 /workspace/coverage/cover_reg_top/1.lc_ctrl_tl_intg_err.3550093760 Aug 10 05:54:54 PM PDT 24 Aug 10 05:54:56 PM PDT 24 44252066 ps
T171 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_rw.3974436000 Aug 10 05:55:16 PM PDT 24 Aug 10 05:55:17 PM PDT 24 12428317 ps
T125 /workspace/coverage/cover_reg_top/6.lc_ctrl_tl_intg_err.3446469195 Aug 10 05:54:59 PM PDT 24 Aug 10 05:55:03 PM PDT 24 80520041 ps
T889 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_bit_bash.2569962818 Aug 10 05:55:07 PM PDT 24 Aug 10 05:55:18 PM PDT 24 1746301778 ps
T112 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_errors.733257976 Aug 10 05:55:09 PM PDT 24 Aug 10 05:55:13 PM PDT 24 260550720 ps
T150 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_mem_rw_with_rand_reset.76237067 Aug 10 05:55:16 PM PDT 24 Aug 10 05:55:17 PM PDT 24 53702329 ps
T122 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_intg_err.639369607 Aug 10 05:55:11 PM PDT 24 Aug 10 05:55:13 PM PDT 24 157963556 ps
T890 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_hw_reset.4226989514 Aug 10 05:55:00 PM PDT 24 Aug 10 05:55:01 PM PDT 24 46424905 ps
T891 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_bit_bash.484261218 Aug 10 05:54:53 PM PDT 24 Aug 10 05:54:55 PM PDT 24 93070392 ps
T892 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_hw_reset.3182999393 Aug 10 05:55:04 PM PDT 24 Aug 10 05:55:06 PM PDT 24 120617817 ps
T893 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_alert_test.3567378143 Aug 10 05:55:03 PM PDT 24 Aug 10 05:55:04 PM PDT 24 21882086 ps
T186 /workspace/coverage/cover_reg_top/13.lc_ctrl_same_csr_outstanding.989133656 Aug 10 05:55:10 PM PDT 24 Aug 10 05:55:11 PM PDT 24 88594129 ps
T187 /workspace/coverage/cover_reg_top/18.lc_ctrl_same_csr_outstanding.1760413614 Aug 10 05:55:16 PM PDT 24 Aug 10 05:55:18 PM PDT 24 24347462 ps
T188 /workspace/coverage/cover_reg_top/15.lc_ctrl_same_csr_outstanding.2225775682 Aug 10 05:55:09 PM PDT 24 Aug 10 05:55:11 PM PDT 24 61240761 ps
T113 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.566132830 Aug 10 05:55:06 PM PDT 24 Aug 10 05:55:10 PM PDT 24 87883396 ps
T189 /workspace/coverage/cover_reg_top/6.lc_ctrl_same_csr_outstanding.2546057642 Aug 10 05:55:10 PM PDT 24 Aug 10 05:55:11 PM PDT 24 67064573 ps
T894 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_bit_bash.2748085485 Aug 10 05:54:51 PM PDT 24 Aug 10 05:55:00 PM PDT 24 2080948332 ps
T895 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_bit_bash.1617633878 Aug 10 05:55:05 PM PDT 24 Aug 10 05:55:41 PM PDT 24 6219011040 ps
T896 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_hw_reset.3542443363 Aug 10 05:54:52 PM PDT 24 Aug 10 05:54:53 PM PDT 24 184394249 ps
T897 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_mem_rw_with_rand_reset.2194404143 Aug 10 05:54:50 PM PDT 24 Aug 10 05:54:52 PM PDT 24 30135981 ps
T151 /workspace/coverage/cover_reg_top/1.lc_ctrl_same_csr_outstanding.3825337592 Aug 10 05:54:53 PM PDT 24 Aug 10 05:54:55 PM PDT 24 78174460 ps
T898 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_hw_reset.4240057607 Aug 10 05:54:52 PM PDT 24 Aug 10 05:54:53 PM PDT 24 107857589 ps
T899 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_alert_test.2643540366 Aug 10 05:55:06 PM PDT 24 Aug 10 05:55:08 PM PDT 24 50139878 ps
T172 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_hw_reset.465566560 Aug 10 05:54:48 PM PDT 24 Aug 10 05:54:50 PM PDT 24 17080862 ps
T900 /workspace/coverage/cover_reg_top/12.lc_ctrl_csr_mem_rw_with_rand_reset.222982751 Aug 10 05:55:13 PM PDT 24 Aug 10 05:55:14 PM PDT 24 37407936 ps
T152 /workspace/coverage/cover_reg_top/0.lc_ctrl_same_csr_outstanding.642370499 Aug 10 05:54:56 PM PDT 24 Aug 10 05:54:57 PM PDT 24 31952386 ps
T901 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_bit_bash.156235910 Aug 10 05:54:51 PM PDT 24 Aug 10 05:55:00 PM PDT 24 897481768 ps
T902 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_bit_bash.3727998341 Aug 10 05:54:50 PM PDT 24 Aug 10 05:55:15 PM PDT 24 962244034 ps
T114 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_intg_err.1765300492 Aug 10 05:55:12 PM PDT 24 Aug 10 05:55:14 PM PDT 24 207380054 ps
T903 /workspace/coverage/cover_reg_top/1.lc_ctrl_tl_errors.1421838603 Aug 10 05:54:53 PM PDT 24 Aug 10 05:54:58 PM PDT 24 116290837 ps
T132 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_intg_err.2114631676 Aug 10 05:55:16 PM PDT 24 Aug 10 05:55:19 PM PDT 24 336232068 ps
T123 /workspace/coverage/cover_reg_top/19.lc_ctrl_tl_intg_err.1487973907 Aug 10 05:55:18 PM PDT 24 Aug 10 05:55:21 PM PDT 24 66897505 ps
T904 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_rw.1448143254 Aug 10 05:55:01 PM PDT 24 Aug 10 05:55:03 PM PDT 24 163911487 ps
T905 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_bit_bash.2110521624 Aug 10 05:54:56 PM PDT 24 Aug 10 05:54:58 PM PDT 24 28366989 ps
T906 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_alert_test.2892292616 Aug 10 05:55:12 PM PDT 24 Aug 10 05:55:13 PM PDT 24 26544632 ps
T153 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_rw.1170275174 Aug 10 05:55:11 PM PDT 24 Aug 10 05:55:12 PM PDT 24 76414214 ps
T907 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_mem_rw_with_rand_reset.4096037712 Aug 10 05:55:06 PM PDT 24 Aug 10 05:55:08 PM PDT 24 132439930 ps
T180 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_rw.1575822646 Aug 10 05:55:16 PM PDT 24 Aug 10 05:55:17 PM PDT 24 23480252 ps
T127 /workspace/coverage/cover_reg_top/4.lc_ctrl_tl_errors.28506912 Aug 10 05:54:56 PM PDT 24 Aug 10 05:54:59 PM PDT 24 97171068 ps
T908 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.193593789 Aug 10 05:54:54 PM PDT 24 Aug 10 05:55:01 PM PDT 24 1413013776 ps
T909 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_aliasing.933014416 Aug 10 05:55:07 PM PDT 24 Aug 10 05:55:13 PM PDT 24 517223110 ps
T173 /workspace/coverage/cover_reg_top/8.lc_ctrl_csr_rw.2679327446 Aug 10 05:54:59 PM PDT 24 Aug 10 05:55:00 PM PDT 24 38952818 ps
T910 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_hw_reset.4171889492 Aug 10 05:54:46 PM PDT 24 Aug 10 05:54:49 PM PDT 24 217331292 ps
T911 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_errors.3054160233 Aug 10 05:55:11 PM PDT 24 Aug 10 05:55:13 PM PDT 24 109172879 ps
T912 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_same_csr_outstanding.1074923537 Aug 10 05:54:51 PM PDT 24 Aug 10 05:54:52 PM PDT 24 23609001 ps
T174 /workspace/coverage/cover_reg_top/12.lc_ctrl_csr_rw.1860341533 Aug 10 05:55:09 PM PDT 24 Aug 10 05:55:10 PM PDT 24 27972020 ps
T130 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_intg_err.3323946464 Aug 10 05:55:09 PM PDT 24 Aug 10 05:55:13 PM PDT 24 205636306 ps
T913 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_errors.1982700248 Aug 10 05:55:12 PM PDT 24 Aug 10 05:55:16 PM PDT 24 691091828 ps
T914 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_bit_bash.2637468670 Aug 10 05:54:58 PM PDT 24 Aug 10 05:55:24 PM PDT 24 1255217981 ps
T124 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_intg_err.3974856031 Aug 10 05:55:17 PM PDT 24 Aug 10 05:55:21 PM PDT 24 423751050 ps
T915 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_hw_reset.4284442080 Aug 10 05:55:13 PM PDT 24 Aug 10 05:55:15 PM PDT 24 148234070 ps
T916 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_rw.2585013622 Aug 10 05:54:51 PM PDT 24 Aug 10 05:54:52 PM PDT 24 34774207 ps
T917 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1587030107 Aug 10 05:55:11 PM PDT 24 Aug 10 05:55:15 PM PDT 24 2216227116 ps
T918 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_same_csr_outstanding.2994533006 Aug 10 05:55:09 PM PDT 24 Aug 10 05:55:11 PM PDT 24 129555787 ps
T919 /workspace/coverage/cover_reg_top/12.lc_ctrl_same_csr_outstanding.2373912192 Aug 10 05:55:13 PM PDT 24 Aug 10 05:55:14 PM PDT 24 23725787 ps
T920 /workspace/coverage/cover_reg_top/16.lc_ctrl_same_csr_outstanding.1045786226 Aug 10 05:55:11 PM PDT 24 Aug 10 05:55:12 PM PDT 24 137581347 ps
T921 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_mem_rw_with_rand_reset.1779599894 Aug 10 05:55:07 PM PDT 24 Aug 10 05:55:09 PM PDT 24 22488916 ps
T922 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_aliasing.2072868158 Aug 10 05:54:52 PM PDT 24 Aug 10 05:54:53 PM PDT 24 308430731 ps
T175 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_aliasing.1643733588 Aug 10 05:54:49 PM PDT 24 Aug 10 05:54:51 PM PDT 24 17932743 ps
T923 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_alert_test.4200960944 Aug 10 05:54:49 PM PDT 24 Aug 10 05:54:51 PM PDT 24 115594438 ps
T924 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_same_csr_outstanding.3327856412 Aug 10 05:55:03 PM PDT 24 Aug 10 05:55:05 PM PDT 24 129349424 ps
T925 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_same_csr_outstanding.1140739767 Aug 10 05:54:53 PM PDT 24 Aug 10 05:54:54 PM PDT 24 28035006 ps
T926 /workspace/coverage/cover_reg_top/8.lc_ctrl_same_csr_outstanding.161934868 Aug 10 05:54:59 PM PDT 24 Aug 10 05:55:01 PM PDT 24 49346815 ps
T927 /workspace/coverage/cover_reg_top/2.lc_ctrl_same_csr_outstanding.1735369856 Aug 10 05:54:49 PM PDT 24 Aug 10 05:54:50 PM PDT 24 96301846 ps
T928 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_mem_rw_with_rand_reset.2588842867 Aug 10 05:55:17 PM PDT 24 Aug 10 05:55:18 PM PDT 24 165840212 ps
T176 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_rw.773376644 Aug 10 05:54:56 PM PDT 24 Aug 10 05:54:57 PM PDT 24 30624335 ps
T929 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_bit_bash.320401748 Aug 10 05:54:49 PM PDT 24 Aug 10 05:54:51 PM PDT 24 181343219 ps
T930 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.290400914 Aug 10 05:55:06 PM PDT 24 Aug 10 05:55:09 PM PDT 24 470808750 ps
T931 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3656738279 Aug 10 05:55:05 PM PDT 24 Aug 10 05:55:07 PM PDT 24 267370978 ps
T932 /workspace/coverage/cover_reg_top/7.lc_ctrl_csr_rw.2617522689 Aug 10 05:55:02 PM PDT 24 Aug 10 05:55:03 PM PDT 24 72952092 ps
T177 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_rw.859668601 Aug 10 05:54:55 PM PDT 24 Aug 10 05:54:56 PM PDT 24 14269131 ps
T933 /workspace/coverage/cover_reg_top/7.lc_ctrl_csr_mem_rw_with_rand_reset.3964096423 Aug 10 05:55:05 PM PDT 24 Aug 10 05:55:06 PM PDT 24 17035850 ps
T934 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_aliasing.1547145903 Aug 10 05:55:11 PM PDT 24 Aug 10 05:55:19 PM PDT 24 614829485 ps
T935 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_alert_test.2229974242 Aug 10 05:54:58 PM PDT 24 Aug 10 05:55:00 PM PDT 24 51286436 ps
T936 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_mem_rw_with_rand_reset.730961318 Aug 10 05:55:05 PM PDT 24 Aug 10 05:55:06 PM PDT 24 21062576 ps
T937 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_hw_reset.4177682936 Aug 10 05:55:09 PM PDT 24 Aug 10 05:55:12 PM PDT 24 248590701 ps
T938 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_errors.2246692976 Aug 10 05:54:49 PM PDT 24 Aug 10 05:54:51 PM PDT 24 60659012 ps
T939 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_bit_bash.3176840171 Aug 10 05:55:02 PM PDT 24 Aug 10 05:55:22 PM PDT 24 702434293 ps
T178 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_hw_reset.3973200929 Aug 10 05:54:55 PM PDT 24 Aug 10 05:54:56 PM PDT 24 64585841 ps
T121 /workspace/coverage/cover_reg_top/9.lc_ctrl_tl_intg_err.1062283755 Aug 10 05:55:10 PM PDT 24 Aug 10 05:55:14 PM PDT 24 279048060 ps
T940 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_errors.3583113132 Aug 10 05:55:12 PM PDT 24 Aug 10 05:55:16 PM PDT 24 481235330 ps
T179 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_hw_reset.3168481357 Aug 10 05:54:49 PM PDT 24 Aug 10 05:54:50 PM PDT 24 14462731 ps
T941 /workspace/coverage/cover_reg_top/5.lc_ctrl_same_csr_outstanding.715354126 Aug 10 05:55:08 PM PDT 24 Aug 10 05:55:09 PM PDT 24 33914769 ps
T942 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_aliasing.2063210573 Aug 10 05:54:53 PM PDT 24 Aug 10 05:55:01 PM PDT 24 5669910744 ps
T943 /workspace/coverage/cover_reg_top/8.lc_ctrl_csr_mem_rw_with_rand_reset.391838206 Aug 10 05:55:05 PM PDT 24 Aug 10 05:55:07 PM PDT 24 45914411 ps
T944 /workspace/coverage/cover_reg_top/19.lc_ctrl_tl_errors.4269445314 Aug 10 05:55:19 PM PDT 24 Aug 10 05:55:22 PM PDT 24 217051361 ps
T945 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_rw.3967004430 Aug 10 05:55:25 PM PDT 24 Aug 10 05:55:26 PM PDT 24 62056528 ps
T946 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_errors.3951182360 Aug 10 05:55:16 PM PDT 24 Aug 10 05:55:19 PM PDT 24 60416607 ps
T947 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.4044787893 Aug 10 05:54:49 PM PDT 24 Aug 10 05:54:52 PM PDT 24 75218115 ps
T948 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_rw.639837950 Aug 10 05:55:12 PM PDT 24 Aug 10 05:55:13 PM PDT 24 14439534 ps
T949 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_errors.821584283 Aug 10 05:55:21 PM PDT 24 Aug 10 05:55:24 PM PDT 24 82754902 ps
T950 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_mem_rw_with_rand_reset.1158910232 Aug 10 05:55:17 PM PDT 24 Aug 10 05:55:18 PM PDT 24 27602960 ps
T951 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_same_csr_outstanding.1662662117 Aug 10 05:54:50 PM PDT 24 Aug 10 05:54:51 PM PDT 24 65718756 ps
T952 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_errors.1788215952 Aug 10 05:55:16 PM PDT 24 Aug 10 05:55:19 PM PDT 24 73681519 ps
T953 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_alert_test.913257889 Aug 10 05:54:49 PM PDT 24 Aug 10 05:54:51 PM PDT 24 285150009 ps
T954 /workspace/coverage/cover_reg_top/11.lc_ctrl_same_csr_outstanding.1185522441 Aug 10 05:55:09 PM PDT 24 Aug 10 05:55:10 PM PDT 24 182952666 ps
T955 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_rw.2472669273 Aug 10 05:55:13 PM PDT 24 Aug 10 05:55:14 PM PDT 24 16158124 ps
T956 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_errors.4015629862 Aug 10 05:54:51 PM PDT 24 Aug 10 05:54:54 PM PDT 24 484915932 ps
T957 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_errors.3264040967 Aug 10 05:54:51 PM PDT 24 Aug 10 05:54:53 PM PDT 24 58876355 ps
T134 /workspace/coverage/cover_reg_top/4.lc_ctrl_tl_intg_err.2914475575 Aug 10 05:54:52 PM PDT 24 Aug 10 05:54:54 PM PDT 24 312444666 ps
T958 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_mem_rw_with_rand_reset.805109033 Aug 10 05:55:09 PM PDT 24 Aug 10 05:55:11 PM PDT 24 29908987 ps
T959 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_rw.2621520440 Aug 10 05:54:49 PM PDT 24 Aug 10 05:54:51 PM PDT 24 1587971651 ps
T960 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_errors.236100296 Aug 10 05:55:05 PM PDT 24 Aug 10 05:55:08 PM PDT 24 39655841 ps
T961 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_hw_reset.1080945315 Aug 10 05:54:53 PM PDT 24 Aug 10 05:54:56 PM PDT 24 405902117 ps
T962 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_alert_test.3564690333 Aug 10 05:54:49 PM PDT 24 Aug 10 05:54:51 PM PDT 24 397589185 ps
T963 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3733101082 Aug 10 05:54:51 PM PDT 24 Aug 10 05:54:52 PM PDT 24 58359955 ps
T964 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_same_csr_outstanding.4148596124 Aug 10 05:54:50 PM PDT 24 Aug 10 05:54:51 PM PDT 24 42525040 ps
T965 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_hw_reset.137277758 Aug 10 05:55:01 PM PDT 24 Aug 10 05:55:03 PM PDT 24 96495379 ps
T966 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_rw.3072028596 Aug 10 05:55:03 PM PDT 24 Aug 10 05:55:05 PM PDT 24 113132247 ps
T128 /workspace/coverage/cover_reg_top/12.lc_ctrl_tl_intg_err.1187444496 Aug 10 05:55:15 PM PDT 24 Aug 10 05:55:17 PM PDT 24 216346240 ps
T967 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_mem_rw_with_rand_reset.2608353954 Aug 10 05:55:13 PM PDT 24 Aug 10 05:55:15 PM PDT 24 314234501 ps
T968 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_mem_rw_with_rand_reset.177668220 Aug 10 05:55:07 PM PDT 24 Aug 10 05:55:09 PM PDT 24 27410670 ps
T969 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_rw.1453402371 Aug 10 05:54:57 PM PDT 24 Aug 10 05:54:59 PM PDT 24 327365711 ps
T970 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_rw.3700760346 Aug 10 05:55:12 PM PDT 24 Aug 10 05:55:16 PM PDT 24 311491040 ps
T971 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_hw_reset.81664654 Aug 10 05:54:49 PM PDT 24 Aug 10 05:54:50 PM PDT 24 12289435 ps
T972 /workspace/coverage/cover_reg_top/10.lc_ctrl_same_csr_outstanding.1679610423 Aug 10 05:55:16 PM PDT 24 Aug 10 05:55:18 PM PDT 24 38927591 ps
T973 /workspace/coverage/cover_reg_top/3.lc_ctrl_same_csr_outstanding.1257448761 Aug 10 05:54:51 PM PDT 24 Aug 10 05:54:53 PM PDT 24 40567760 ps
T135 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_intg_err.1279190727 Aug 10 05:55:10 PM PDT 24 Aug 10 05:55:13 PM PDT 24 105735574 ps
T974 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_same_csr_outstanding.3772648099 Aug 10 05:55:01 PM PDT 24 Aug 10 05:55:03 PM PDT 24 25736399 ps
T975 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_aliasing.1895384924 Aug 10 05:54:49 PM PDT 24 Aug 10 05:54:51 PM PDT 24 149269106 ps
T976 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_errors.4276742120 Aug 10 05:55:11 PM PDT 24 Aug 10 05:55:13 PM PDT 24 389507939 ps
T977 /workspace/coverage/cover_reg_top/10.lc_ctrl_csr_rw.4118676929 Aug 10 05:55:10 PM PDT 24 Aug 10 05:55:11 PM PDT 24 42726323 ps
T978 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_bit_bash.3346452726 Aug 10 05:54:55 PM PDT 24 Aug 10 05:54:59 PM PDT 24 1667220688 ps
T979 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_same_csr_outstanding.667786350 Aug 10 05:54:50 PM PDT 24 Aug 10 05:54:51 PM PDT 24 26100081 ps
T126 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_intg_err.29120803 Aug 10 05:55:06 PM PDT 24 Aug 10 05:55:10 PM PDT 24 492100630 ps
T980 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3072069140 Aug 10 05:54:51 PM PDT 24 Aug 10 05:54:55 PM PDT 24 379015986 ps
T981 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_aliasing.3991707635 Aug 10 05:55:02 PM PDT 24 Aug 10 05:55:10 PM PDT 24 725141300 ps
T982 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_aliasing.2021880275 Aug 10 05:54:50 PM PDT 24 Aug 10 05:55:04 PM PDT 24 519081009 ps
T983 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1003563188 Aug 10 05:54:52 PM PDT 24 Aug 10 05:54:55 PM PDT 24 217571801 ps
T984 /workspace/coverage/cover_reg_top/9.lc_ctrl_same_csr_outstanding.2656683901 Aug 10 05:55:16 PM PDT 24 Aug 10 05:55:18 PM PDT 24 455008411 ps
T182 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_rw.1471141168 Aug 10 05:55:15 PM PDT 24 Aug 10 05:55:16 PM PDT 24 43362912 ps
T985 /workspace/coverage/cover_reg_top/10.lc_ctrl_csr_mem_rw_with_rand_reset.1697033251 Aug 10 05:55:16 PM PDT 24 Aug 10 05:55:17 PM PDT 24 39888370 ps
T129 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_intg_err.1691124857 Aug 10 05:54:49 PM PDT 24 Aug 10 05:54:52 PM PDT 24 94361193 ps
T181 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_rw.3054392176 Aug 10 05:54:48 PM PDT 24 Aug 10 05:54:49 PM PDT 24 17893006 ps
T986 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_bit_bash.682325736 Aug 10 05:55:00 PM PDT 24 Aug 10 05:55:10 PM PDT 24 698377343 ps
T987 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_alert_test.1283794618 Aug 10 05:54:52 PM PDT 24 Aug 10 05:54:53 PM PDT 24 31622113 ps
T988 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_mem_rw_with_rand_reset.2745335885 Aug 10 05:54:51 PM PDT 24 Aug 10 05:54:52 PM PDT 24 92367690 ps
T119 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_intg_err.2712379748 Aug 10 05:54:51 PM PDT 24 Aug 10 05:54:54 PM PDT 24 440350534 ps
T133 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_intg_err.471789170 Aug 10 05:55:12 PM PDT 24 Aug 10 05:55:14 PM PDT 24 213326550 ps
T120 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_intg_err.3872495082 Aug 10 05:55:12 PM PDT 24 Aug 10 05:55:16 PM PDT 24 105936288 ps
T989 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_rw.2403581490 Aug 10 05:55:00 PM PDT 24 Aug 10 05:55:02 PM PDT 24 342601411 ps
T131 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_intg_err.2190386831 Aug 10 05:54:50 PM PDT 24 Aug 10 05:54:53 PM PDT 24 128382710 ps
T990 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_mem_rw_with_rand_reset.126172607 Aug 10 05:54:50 PM PDT 24 Aug 10 05:54:51 PM PDT 24 21235962 ps
T991 /workspace/coverage/cover_reg_top/12.lc_ctrl_tl_errors.1242576840 Aug 10 05:55:16 PM PDT 24 Aug 10 05:55:19 PM PDT 24 86272332 ps
T992 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_errors.1807495130 Aug 10 05:55:09 PM PDT 24 Aug 10 05:55:11 PM PDT 24 55308912 ps
T993 /workspace/coverage/cover_reg_top/19.lc_ctrl_same_csr_outstanding.4164469883 Aug 10 05:55:19 PM PDT 24 Aug 10 05:55:20 PM PDT 24 269898110 ps
T994 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_same_csr_outstanding.3791821905 Aug 10 05:55:07 PM PDT 24 Aug 10 05:55:08 PM PDT 24 32266514 ps
T995 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2438025680 Aug 10 05:55:12 PM PDT 24 Aug 10 05:55:15 PM PDT 24 242919097 ps
T996 /workspace/coverage/cover_reg_top/4.lc_ctrl_same_csr_outstanding.1301404671 Aug 10 05:55:00 PM PDT 24 Aug 10 05:55:01 PM PDT 24 23310479 ps
T997 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_aliasing.3424474035 Aug 10 05:54:52 PM PDT 24 Aug 10 05:54:58 PM PDT 24 2264807161 ps
T998 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_aliasing.3907411202 Aug 10 05:55:08 PM PDT 24 Aug 10 05:55:11 PM PDT 24 189153803 ps
T999 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_alert_test.1749066211 Aug 10 05:55:12 PM PDT 24 Aug 10 05:55:13 PM PDT 24 322914766 ps
T1000 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_aliasing.2517663430 Aug 10 05:54:52 PM PDT 24 Aug 10 05:54:53 PM PDT 24 15439851 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%