Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.16 97.92 95.47 93.40 100.00 98.52 98.51 96.29


Total test records in report: 1004
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html
T811 /workspace/coverage/default/39.lc_ctrl_alert_test.2713919471 Aug 13 06:49:55 PM PDT 24 Aug 13 06:49:56 PM PDT 24 118224578 ps
T812 /workspace/coverage/default/24.lc_ctrl_jtag_access.2887305830 Aug 13 06:49:14 PM PDT 24 Aug 13 06:49:22 PM PDT 24 2315736211 ps
T813 /workspace/coverage/default/4.lc_ctrl_errors.916389763 Aug 13 06:48:29 PM PDT 24 Aug 13 06:48:46 PM PDT 24 399172818 ps
T814 /workspace/coverage/default/10.lc_ctrl_state_post_trans.3276517592 Aug 13 06:49:01 PM PDT 24 Aug 13 06:49:10 PM PDT 24 213190323 ps
T815 /workspace/coverage/default/9.lc_ctrl_jtag_priority.2398871877 Aug 13 06:48:54 PM PDT 24 Aug 13 06:49:05 PM PDT 24 4223143606 ps
T816 /workspace/coverage/default/4.lc_ctrl_sec_token_digest.98022508 Aug 13 06:48:33 PM PDT 24 Aug 13 06:48:47 PM PDT 24 1084552383 ps
T817 /workspace/coverage/default/29.lc_ctrl_smoke.2165251406 Aug 13 06:49:28 PM PDT 24 Aug 13 06:49:40 PM PDT 24 216229053 ps
T818 /workspace/coverage/default/42.lc_ctrl_state_failure.3440057800 Aug 13 06:49:51 PM PDT 24 Aug 13 06:50:15 PM PDT 24 759801828 ps
T819 /workspace/coverage/default/13.lc_ctrl_jtag_prog_failure.964388700 Aug 13 06:48:59 PM PDT 24 Aug 13 06:49:02 PM PDT 24 153565166 ps
T820 /workspace/coverage/default/25.lc_ctrl_jtag_access.2347450179 Aug 13 06:49:03 PM PDT 24 Aug 13 06:49:07 PM PDT 24 2083196753 ps
T821 /workspace/coverage/default/1.lc_ctrl_jtag_errors.1521218041 Aug 13 06:48:30 PM PDT 24 Aug 13 06:49:20 PM PDT 24 8311698935 ps
T75 /workspace/coverage/default/6.lc_ctrl_alert_test.322598234 Aug 13 06:48:27 PM PDT 24 Aug 13 06:48:30 PM PDT 24 13867205 ps
T822 /workspace/coverage/default/20.lc_ctrl_state_failure.1458928717 Aug 13 06:49:03 PM PDT 24 Aug 13 06:49:28 PM PDT 24 1313533695 ps
T823 /workspace/coverage/default/34.lc_ctrl_sec_token_digest.1233878617 Aug 13 06:49:43 PM PDT 24 Aug 13 06:49:56 PM PDT 24 385112204 ps
T824 /workspace/coverage/default/15.lc_ctrl_state_failure.3020250270 Aug 13 06:48:58 PM PDT 24 Aug 13 06:49:22 PM PDT 24 956786737 ps
T76 /workspace/coverage/default/1.lc_ctrl_regwen_during_op.1222751144 Aug 13 06:48:07 PM PDT 24 Aug 13 06:48:22 PM PDT 24 1651152427 ps
T825 /workspace/coverage/default/35.lc_ctrl_state_failure.416284360 Aug 13 06:49:48 PM PDT 24 Aug 13 06:50:16 PM PDT 24 303756448 ps
T826 /workspace/coverage/default/11.lc_ctrl_jtag_state_post_trans.2313450139 Aug 13 06:48:58 PM PDT 24 Aug 13 06:49:15 PM PDT 24 331694403 ps
T827 /workspace/coverage/default/28.lc_ctrl_jtag_access.2182182027 Aug 13 06:49:07 PM PDT 24 Aug 13 06:49:16 PM PDT 24 1161204863 ps
T828 /workspace/coverage/default/0.lc_ctrl_jtag_smoke.204700625 Aug 13 06:48:20 PM PDT 24 Aug 13 06:48:30 PM PDT 24 5852787142 ps
T829 /workspace/coverage/default/21.lc_ctrl_errors.2320657719 Aug 13 06:49:09 PM PDT 24 Aug 13 06:49:18 PM PDT 24 1093509047 ps
T830 /workspace/coverage/default/0.lc_ctrl_jtag_state_failure.1555878944 Aug 13 06:48:32 PM PDT 24 Aug 13 06:49:20 PM PDT 24 1584656953 ps
T831 /workspace/coverage/default/38.lc_ctrl_volatile_unlock_smoke.1751344634 Aug 13 06:49:39 PM PDT 24 Aug 13 06:49:40 PM PDT 24 81473173 ps
T832 /workspace/coverage/default/47.lc_ctrl_smoke.1945087828 Aug 13 06:49:50 PM PDT 24 Aug 13 06:49:54 PM PDT 24 227586995 ps
T833 /workspace/coverage/default/9.lc_ctrl_stress_all.1516677075 Aug 13 06:48:55 PM PDT 24 Aug 13 06:50:28 PM PDT 24 6144037616 ps
T834 /workspace/coverage/default/23.lc_ctrl_sec_token_digest.3954084130 Aug 13 06:49:03 PM PDT 24 Aug 13 06:49:17 PM PDT 24 1662327116 ps
T835 /workspace/coverage/default/26.lc_ctrl_sec_token_mux.3131461220 Aug 13 06:49:16 PM PDT 24 Aug 13 06:49:33 PM PDT 24 16647088667 ps
T836 /workspace/coverage/default/3.lc_ctrl_prog_failure.2380606193 Aug 13 06:48:13 PM PDT 24 Aug 13 06:48:16 PM PDT 24 133278859 ps
T837 /workspace/coverage/default/3.lc_ctrl_jtag_prog_failure.954270789 Aug 13 06:48:16 PM PDT 24 Aug 13 06:48:26 PM PDT 24 1200240175 ps
T147 /workspace/coverage/default/43.lc_ctrl_stress_all_with_rand_reset.3504731246 Aug 13 06:49:58 PM PDT 24 Aug 13 06:51:57 PM PDT 24 5335631955 ps
T838 /workspace/coverage/default/9.lc_ctrl_sec_mubi.2800275682 Aug 13 06:48:33 PM PDT 24 Aug 13 06:48:48 PM PDT 24 1221670603 ps
T839 /workspace/coverage/default/18.lc_ctrl_errors.2948353390 Aug 13 06:48:53 PM PDT 24 Aug 13 06:49:06 PM PDT 24 234578885 ps
T840 /workspace/coverage/default/38.lc_ctrl_jtag_access.2782304421 Aug 13 06:49:58 PM PDT 24 Aug 13 06:50:01 PM PDT 24 470721671 ps
T841 /workspace/coverage/default/9.lc_ctrl_prog_failure.2000036188 Aug 13 06:48:33 PM PDT 24 Aug 13 06:48:36 PM PDT 24 919828440 ps
T842 /workspace/coverage/default/25.lc_ctrl_security_escalation.873840205 Aug 13 06:49:44 PM PDT 24 Aug 13 06:49:53 PM PDT 24 1842532838 ps
T843 /workspace/coverage/default/11.lc_ctrl_sec_mubi.2668578154 Aug 13 06:48:59 PM PDT 24 Aug 13 06:49:09 PM PDT 24 234410036 ps
T844 /workspace/coverage/default/36.lc_ctrl_errors.1668046777 Aug 13 06:49:46 PM PDT 24 Aug 13 06:49:57 PM PDT 24 1154683820 ps
T845 /workspace/coverage/default/32.lc_ctrl_state_post_trans.3168246728 Aug 13 06:49:36 PM PDT 24 Aug 13 06:49:43 PM PDT 24 75483472 ps
T846 /workspace/coverage/default/43.lc_ctrl_security_escalation.2366165379 Aug 13 06:50:00 PM PDT 24 Aug 13 06:50:13 PM PDT 24 387909219 ps
T847 /workspace/coverage/default/3.lc_ctrl_alert_test.4185625297 Aug 13 06:48:37 PM PDT 24 Aug 13 06:48:38 PM PDT 24 87023163 ps
T848 /workspace/coverage/default/1.lc_ctrl_jtag_state_post_trans.4259039660 Aug 13 06:48:13 PM PDT 24 Aug 13 06:48:28 PM PDT 24 1379983388 ps
T849 /workspace/coverage/default/7.lc_ctrl_jtag_smoke.2120869493 Aug 13 06:48:35 PM PDT 24 Aug 13 06:48:41 PM PDT 24 217464856 ps
T156 /workspace/coverage/default/11.lc_ctrl_stress_all.3715409560 Aug 13 06:48:55 PM PDT 24 Aug 13 06:52:19 PM PDT 24 17391658799 ps
T850 /workspace/coverage/default/8.lc_ctrl_claim_transition_if.578583864 Aug 13 06:48:33 PM PDT 24 Aug 13 06:48:34 PM PDT 24 11250011 ps
T851 /workspace/coverage/default/40.lc_ctrl_volatile_unlock_smoke.1796336810 Aug 13 06:49:59 PM PDT 24 Aug 13 06:50:00 PM PDT 24 15529924 ps
T852 /workspace/coverage/default/34.lc_ctrl_jtag_access.4048029003 Aug 13 06:49:45 PM PDT 24 Aug 13 06:49:51 PM PDT 24 2517153326 ps
T853 /workspace/coverage/default/46.lc_ctrl_state_failure.523695350 Aug 13 06:50:01 PM PDT 24 Aug 13 06:50:26 PM PDT 24 363461145 ps
T854 /workspace/coverage/default/2.lc_ctrl_sec_token_digest.2787019458 Aug 13 06:48:20 PM PDT 24 Aug 13 06:48:27 PM PDT 24 958566064 ps
T855 /workspace/coverage/default/32.lc_ctrl_alert_test.1313695823 Aug 13 06:49:52 PM PDT 24 Aug 13 06:49:53 PM PDT 24 58278953 ps
T856 /workspace/coverage/default/48.lc_ctrl_sec_mubi.2246459242 Aug 13 06:50:07 PM PDT 24 Aug 13 06:50:26 PM PDT 24 2571805335 ps
T857 /workspace/coverage/default/30.lc_ctrl_sec_token_mux.2277844209 Aug 13 06:49:42 PM PDT 24 Aug 13 06:49:57 PM PDT 24 3447552747 ps
T858 /workspace/coverage/default/31.lc_ctrl_state_failure.1472261760 Aug 13 06:49:38 PM PDT 24 Aug 13 06:49:57 PM PDT 24 983183039 ps
T859 /workspace/coverage/default/19.lc_ctrl_volatile_unlock_smoke.3976708715 Aug 13 06:48:56 PM PDT 24 Aug 13 06:48:57 PM PDT 24 20132082 ps
T860 /workspace/coverage/default/2.lc_ctrl_stress_all.3933412889 Aug 13 06:48:09 PM PDT 24 Aug 13 06:50:28 PM PDT 24 16150743053 ps
T861 /workspace/coverage/default/40.lc_ctrl_jtag_access.1199380995 Aug 13 06:49:48 PM PDT 24 Aug 13 06:50:00 PM PDT 24 517739383 ps
T862 /workspace/coverage/default/2.lc_ctrl_jtag_prog_failure.3936230815 Aug 13 06:48:47 PM PDT 24 Aug 13 06:48:49 PM PDT 24 784053062 ps
T863 /workspace/coverage/default/47.lc_ctrl_stress_all.1171434645 Aug 13 06:50:15 PM PDT 24 Aug 13 06:51:04 PM PDT 24 2673830690 ps
T864 /workspace/coverage/default/30.lc_ctrl_stress_all.3209820624 Aug 13 06:49:40 PM PDT 24 Aug 13 06:52:44 PM PDT 24 12481825759 ps
T865 /workspace/coverage/default/24.lc_ctrl_prog_failure.304957376 Aug 13 06:49:18 PM PDT 24 Aug 13 06:49:21 PM PDT 24 138921329 ps
T158 /workspace/coverage/default/1.lc_ctrl_stress_all_with_rand_reset.3349226979 Aug 13 06:48:35 PM PDT 24 Aug 13 06:49:37 PM PDT 24 8309516451 ps
T866 /workspace/coverage/default/6.lc_ctrl_state_failure.131548997 Aug 13 06:48:13 PM PDT 24 Aug 13 06:48:40 PM PDT 24 407281476 ps
T867 /workspace/coverage/default/27.lc_ctrl_errors.2734937833 Aug 13 06:49:49 PM PDT 24 Aug 13 06:50:05 PM PDT 24 1524017827 ps
T868 /workspace/coverage/default/22.lc_ctrl_security_escalation.3152242950 Aug 13 06:49:03 PM PDT 24 Aug 13 06:49:13 PM PDT 24 237660244 ps
T869 /workspace/coverage/default/42.lc_ctrl_state_post_trans.836003929 Aug 13 06:49:53 PM PDT 24 Aug 13 06:50:00 PM PDT 24 293086598 ps
T870 /workspace/coverage/default/43.lc_ctrl_prog_failure.1993220452 Aug 13 06:49:51 PM PDT 24 Aug 13 06:49:53 PM PDT 24 27248501 ps
T871 /workspace/coverage/default/12.lc_ctrl_smoke.580579824 Aug 13 06:48:42 PM PDT 24 Aug 13 06:48:44 PM PDT 24 39594924 ps
T872 /workspace/coverage/default/42.lc_ctrl_volatile_unlock_smoke.766100890 Aug 13 06:49:56 PM PDT 24 Aug 13 06:49:57 PM PDT 24 59629656 ps
T873 /workspace/coverage/default/5.lc_ctrl_state_failure.1556348616 Aug 13 06:48:26 PM PDT 24 Aug 13 06:48:51 PM PDT 24 191523477 ps
T874 /workspace/coverage/default/12.lc_ctrl_jtag_prog_failure.3985081573 Aug 13 06:49:00 PM PDT 24 Aug 13 06:49:08 PM PDT 24 368513847 ps
T113 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_hw_reset.1204557609 Aug 13 06:45:07 PM PDT 24 Aug 13 06:45:09 PM PDT 24 192443820 ps
T101 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_errors.3162378936 Aug 13 06:45:06 PM PDT 24 Aug 13 06:45:09 PM PDT 24 395853793 ps
T114 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_hw_reset.1852981746 Aug 13 06:44:32 PM PDT 24 Aug 13 06:44:34 PM PDT 24 182337658 ps
T102 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_mem_rw_with_rand_reset.3718844660 Aug 13 06:44:39 PM PDT 24 Aug 13 06:44:40 PM PDT 24 34814711 ps
T132 /workspace/coverage/cover_reg_top/7.lc_ctrl_csr_rw.2292686949 Aug 13 06:44:59 PM PDT 24 Aug 13 06:45:00 PM PDT 24 11462427 ps
T133 /workspace/coverage/cover_reg_top/5.lc_ctrl_same_csr_outstanding.3032416491 Aug 13 06:45:08 PM PDT 24 Aug 13 06:45:10 PM PDT 24 40637811 ps
T137 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_aliasing.2406144230 Aug 13 06:44:51 PM PDT 24 Aug 13 06:44:59 PM PDT 24 589866975 ps
T109 /workspace/coverage/cover_reg_top/12.lc_ctrl_same_csr_outstanding.2508619951 Aug 13 06:45:01 PM PDT 24 Aug 13 06:45:03 PM PDT 24 32416235 ps
T110 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_rw.576987640 Aug 13 06:44:51 PM PDT 24 Aug 13 06:44:52 PM PDT 24 51065179 ps
T184 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_rw.4173662866 Aug 13 06:45:06 PM PDT 24 Aug 13 06:45:07 PM PDT 24 66112178 ps
T148 /workspace/coverage/cover_reg_top/13.lc_ctrl_same_csr_outstanding.3217189676 Aug 13 06:45:06 PM PDT 24 Aug 13 06:45:07 PM PDT 24 82481503 ps
T103 /workspace/coverage/cover_reg_top/12.lc_ctrl_tl_intg_err.2199135237 Aug 13 06:44:56 PM PDT 24 Aug 13 06:44:59 PM PDT 24 275987650 ps
T195 /workspace/coverage/cover_reg_top/0.lc_ctrl_same_csr_outstanding.2118437140 Aug 13 06:45:07 PM PDT 24 Aug 13 06:45:08 PM PDT 24 67261339 ps
T106 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_errors.67443719 Aug 13 06:45:11 PM PDT 24 Aug 13 06:45:14 PM PDT 24 24515674 ps
T200 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_rw.3844686426 Aug 13 06:44:44 PM PDT 24 Aug 13 06:44:45 PM PDT 24 478741735 ps
T107 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_intg_err.74930758 Aug 13 06:44:58 PM PDT 24 Aug 13 06:45:01 PM PDT 24 99184465 ps
T149 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_rw.729058196 Aug 13 06:44:41 PM PDT 24 Aug 13 06:44:42 PM PDT 24 17264028 ps
T115 /workspace/coverage/cover_reg_top/12.lc_ctrl_tl_errors.2562195075 Aug 13 06:44:57 PM PDT 24 Aug 13 06:45:01 PM PDT 24 287703411 ps
T118 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3960588825 Aug 13 06:44:43 PM PDT 24 Aug 13 06:44:46 PM PDT 24 135560863 ps
T185 /workspace/coverage/cover_reg_top/10.lc_ctrl_csr_rw.1612330597 Aug 13 06:44:59 PM PDT 24 Aug 13 06:45:01 PM PDT 24 16748705 ps
T875 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_rw.3864953863 Aug 13 06:45:12 PM PDT 24 Aug 13 06:45:13 PM PDT 24 12292832 ps
T177 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_mem_rw_with_rand_reset.3217852305 Aug 13 06:45:20 PM PDT 24 Aug 13 06:45:32 PM PDT 24 62476679 ps
T178 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3592873700 Aug 13 06:44:42 PM PDT 24 Aug 13 06:44:46 PM PDT 24 180253507 ps
T876 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_bit_bash.3496846327 Aug 13 06:45:04 PM PDT 24 Aug 13 06:45:13 PM PDT 24 2764934985 ps
T196 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_rw.1308252757 Aug 13 06:45:10 PM PDT 24 Aug 13 06:45:11 PM PDT 24 42135780 ps
T112 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_errors.3717648385 Aug 13 06:44:47 PM PDT 24 Aug 13 06:44:51 PM PDT 24 276249462 ps
T877 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_mem_rw_with_rand_reset.1779926453 Aug 13 06:45:03 PM PDT 24 Aug 13 06:45:04 PM PDT 24 19734699 ps
T108 /workspace/coverage/cover_reg_top/4.lc_ctrl_tl_intg_err.327848853 Aug 13 06:44:46 PM PDT 24 Aug 13 06:44:49 PM PDT 24 74186641 ps
T878 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_mem_rw_with_rand_reset.2340617654 Aug 13 06:45:05 PM PDT 24 Aug 13 06:45:06 PM PDT 24 20599894 ps
T879 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_hw_reset.1105467436 Aug 13 06:44:42 PM PDT 24 Aug 13 06:44:44 PM PDT 24 20251877 ps
T119 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_errors.583468619 Aug 13 06:45:00 PM PDT 24 Aug 13 06:45:06 PM PDT 24 137166174 ps
T197 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_same_csr_outstanding.3934090468 Aug 13 06:44:36 PM PDT 24 Aug 13 06:44:38 PM PDT 24 40246544 ps
T198 /workspace/coverage/cover_reg_top/18.lc_ctrl_same_csr_outstanding.2200642630 Aug 13 06:45:01 PM PDT 24 Aug 13 06:45:03 PM PDT 24 60515296 ps
T134 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_rw.599648224 Aug 13 06:45:15 PM PDT 24 Aug 13 06:45:17 PM PDT 24 187952287 ps
T199 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_same_csr_outstanding.3496479612 Aug 13 06:44:36 PM PDT 24 Aug 13 06:44:38 PM PDT 24 167646913 ps
T186 /workspace/coverage/cover_reg_top/12.lc_ctrl_csr_rw.3729796254 Aug 13 06:45:06 PM PDT 24 Aug 13 06:45:07 PM PDT 24 40975344 ps
T880 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_aliasing.967460042 Aug 13 06:44:58 PM PDT 24 Aug 13 06:44:59 PM PDT 24 82825747 ps
T881 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_bit_bash.962857033 Aug 13 06:44:49 PM PDT 24 Aug 13 06:44:51 PM PDT 24 89257653 ps
T882 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_bit_bash.1954996948 Aug 13 06:45:00 PM PDT 24 Aug 13 06:45:12 PM PDT 24 492116713 ps
T883 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_bit_bash.3852688642 Aug 13 06:44:50 PM PDT 24 Aug 13 06:45:00 PM PDT 24 359927337 ps
T187 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_aliasing.2531780400 Aug 13 06:44:43 PM PDT 24 Aug 13 06:44:51 PM PDT 24 18632185 ps
T884 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_aliasing.2652892165 Aug 13 06:45:05 PM PDT 24 Aug 13 06:45:17 PM PDT 24 952306453 ps
T885 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_same_csr_outstanding.2607634098 Aug 13 06:44:51 PM PDT 24 Aug 13 06:44:52 PM PDT 24 162898207 ps
T886 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_alert_test.114263105 Aug 13 06:44:50 PM PDT 24 Aug 13 06:44:52 PM PDT 24 72005825 ps
T887 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_rw.662068973 Aug 13 06:45:02 PM PDT 24 Aug 13 06:45:04 PM PDT 24 225194871 ps
T888 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_rw.149885347 Aug 13 06:45:06 PM PDT 24 Aug 13 06:45:07 PM PDT 24 69034789 ps
T135 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_rw.2242643921 Aug 13 06:45:07 PM PDT 24 Aug 13 06:45:09 PM PDT 24 530594823 ps
T116 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_intg_err.1502634096 Aug 13 06:45:09 PM PDT 24 Aug 13 06:45:12 PM PDT 24 200333554 ps
T889 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_alert_test.2932342366 Aug 13 06:44:46 PM PDT 24 Aug 13 06:44:47 PM PDT 24 113029563 ps
T890 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_bit_bash.1164599792 Aug 13 06:44:39 PM PDT 24 Aug 13 06:44:41 PM PDT 24 72355085 ps
T188 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_aliasing.3892082259 Aug 13 06:44:45 PM PDT 24 Aug 13 06:44:46 PM PDT 24 25411253 ps
T136 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_aliasing.1643070037 Aug 13 06:45:05 PM PDT 24 Aug 13 06:45:13 PM PDT 24 2950990202 ps
T891 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_aliasing.1164128308 Aug 13 06:44:56 PM PDT 24 Aug 13 06:45:12 PM PDT 24 1479839827 ps
T121 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_intg_err.2715576544 Aug 13 06:44:36 PM PDT 24 Aug 13 06:44:40 PM PDT 24 76389440 ps
T892 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_rw.4155307937 Aug 13 06:44:59 PM PDT 24 Aug 13 06:45:00 PM PDT 24 12059736 ps
T893 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_aliasing.1959112578 Aug 13 06:44:51 PM PDT 24 Aug 13 06:44:56 PM PDT 24 731986115 ps
T894 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_mem_rw_with_rand_reset.1835888178 Aug 13 06:44:59 PM PDT 24 Aug 13 06:45:01 PM PDT 24 31136082 ps
T895 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_bit_bash.3850274196 Aug 13 06:44:45 PM PDT 24 Aug 13 06:44:46 PM PDT 24 91809502 ps
T896 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_hw_reset.3532796954 Aug 13 06:44:56 PM PDT 24 Aug 13 06:44:58 PM PDT 24 67021218 ps
T897 /workspace/coverage/cover_reg_top/4.lc_ctrl_tl_errors.3558073695 Aug 13 06:44:39 PM PDT 24 Aug 13 06:44:42 PM PDT 24 95216988 ps
T898 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_rw.254544374 Aug 13 06:45:04 PM PDT 24 Aug 13 06:45:05 PM PDT 24 15235007 ps
T899 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_errors.878048346 Aug 13 06:44:54 PM PDT 24 Aug 13 06:44:56 PM PDT 24 157095603 ps
T900 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_rw.3603915945 Aug 13 06:44:41 PM PDT 24 Aug 13 06:44:43 PM PDT 24 30827940 ps
T901 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.221456339 Aug 13 06:44:40 PM PDT 24 Aug 13 06:44:43 PM PDT 24 147500627 ps
T902 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_errors.3861674668 Aug 13 06:45:22 PM PDT 24 Aug 13 06:45:24 PM PDT 24 78936781 ps
T903 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_bit_bash.3874544980 Aug 13 06:45:04 PM PDT 24 Aug 13 06:45:05 PM PDT 24 72593058 ps
T904 /workspace/coverage/cover_reg_top/6.lc_ctrl_same_csr_outstanding.1610207038 Aug 13 06:44:57 PM PDT 24 Aug 13 06:44:58 PM PDT 24 42124425 ps
T905 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_hw_reset.1853728199 Aug 13 06:44:52 PM PDT 24 Aug 13 06:44:54 PM PDT 24 115532411 ps
T125 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_intg_err.3900654796 Aug 13 06:45:07 PM PDT 24 Aug 13 06:45:10 PM PDT 24 138648568 ps
T906 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_hw_reset.2748052857 Aug 13 06:44:55 PM PDT 24 Aug 13 06:44:57 PM PDT 24 151080895 ps
T907 /workspace/coverage/cover_reg_top/7.lc_ctrl_csr_mem_rw_with_rand_reset.2075964249 Aug 13 06:44:51 PM PDT 24 Aug 13 06:44:52 PM PDT 24 114407567 ps
T908 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_bit_bash.21045265 Aug 13 06:44:39 PM PDT 24 Aug 13 06:45:22 PM PDT 24 18110399442 ps
T909 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_rw.383295164 Aug 13 06:45:01 PM PDT 24 Aug 13 06:45:02 PM PDT 24 28604009 ps
T130 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_intg_err.3242687379 Aug 13 06:44:55 PM PDT 24 Aug 13 06:44:57 PM PDT 24 642941899 ps
T910 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.291346980 Aug 13 06:44:50 PM PDT 24 Aug 13 06:44:54 PM PDT 24 118602406 ps
T911 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3598056987 Aug 13 06:44:53 PM PDT 24 Aug 13 06:44:56 PM PDT 24 108490987 ps
T189 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_rw.566923946 Aug 13 06:44:38 PM PDT 24 Aug 13 06:44:39 PM PDT 24 35585299 ps
T912 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_alert_test.3358987136 Aug 13 06:44:37 PM PDT 24 Aug 13 06:44:40 PM PDT 24 313211944 ps
T913 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_aliasing.2384620955 Aug 13 06:44:36 PM PDT 24 Aug 13 06:44:42 PM PDT 24 368898576 ps
T914 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_aliasing.3291561286 Aug 13 06:44:50 PM PDT 24 Aug 13 06:44:52 PM PDT 24 178119641 ps
T915 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_rw.2662913317 Aug 13 06:45:07 PM PDT 24 Aug 13 06:45:08 PM PDT 24 26915179 ps
T126 /workspace/coverage/cover_reg_top/19.lc_ctrl_tl_intg_err.565815614 Aug 13 06:45:00 PM PDT 24 Aug 13 06:45:02 PM PDT 24 85362742 ps
T916 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.4047502611 Aug 13 06:44:42 PM PDT 24 Aug 13 06:44:44 PM PDT 24 317443495 ps
T124 /workspace/coverage/cover_reg_top/6.lc_ctrl_tl_intg_err.3637563256 Aug 13 06:44:56 PM PDT 24 Aug 13 06:44:59 PM PDT 24 405116625 ps
T917 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_same_csr_outstanding.462768099 Aug 13 06:44:38 PM PDT 24 Aug 13 06:44:39 PM PDT 24 24179930 ps
T918 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_same_csr_outstanding.371448300 Aug 13 06:44:54 PM PDT 24 Aug 13 06:44:56 PM PDT 24 130273684 ps
T919 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_bit_bash.422695983 Aug 13 06:44:36 PM PDT 24 Aug 13 06:44:37 PM PDT 24 40101314 ps
T920 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_bit_bash.350959743 Aug 13 06:44:44 PM PDT 24 Aug 13 06:44:52 PM PDT 24 698498561 ps
T921 /workspace/coverage/cover_reg_top/10.lc_ctrl_same_csr_outstanding.1410306689 Aug 13 06:44:59 PM PDT 24 Aug 13 06:45:01 PM PDT 24 43381471 ps
T922 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_errors.327510560 Aug 13 06:44:53 PM PDT 24 Aug 13 06:44:54 PM PDT 24 21144892 ps
T923 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_rw.77720120 Aug 13 06:44:28 PM PDT 24 Aug 13 06:44:29 PM PDT 24 38145514 ps
T924 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_mem_rw_with_rand_reset.1085337384 Aug 13 06:45:03 PM PDT 24 Aug 13 06:45:05 PM PDT 24 97476551 ps
T925 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_rw.152370423 Aug 13 06:45:00 PM PDT 24 Aug 13 06:45:02 PM PDT 24 38695947 ps
T926 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_mem_rw_with_rand_reset.470514090 Aug 13 06:45:03 PM PDT 24 Aug 13 06:45:04 PM PDT 24 90777309 ps
T927 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_bit_bash.3649516263 Aug 13 06:45:01 PM PDT 24 Aug 13 06:45:26 PM PDT 24 1092731932 ps
T928 /workspace/coverage/cover_reg_top/15.lc_ctrl_same_csr_outstanding.452524901 Aug 13 06:45:07 PM PDT 24 Aug 13 06:45:09 PM PDT 24 23408153 ps
T929 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_intg_err.3216680433 Aug 13 06:44:41 PM PDT 24 Aug 13 06:44:43 PM PDT 24 70556580 ps
T190 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_hw_reset.347428456 Aug 13 06:44:50 PM PDT 24 Aug 13 06:44:51 PM PDT 24 64624990 ps
T930 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.168882167 Aug 13 06:44:53 PM PDT 24 Aug 13 06:44:56 PM PDT 24 373581110 ps
T931 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_alert_test.1586067524 Aug 13 06:44:44 PM PDT 24 Aug 13 06:44:46 PM PDT 24 151562545 ps
T123 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_intg_err.2571077143 Aug 13 06:44:56 PM PDT 24 Aug 13 06:44:59 PM PDT 24 624988284 ps
T932 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_alert_test.2982991583 Aug 13 06:45:01 PM PDT 24 Aug 13 06:45:02 PM PDT 24 28851413 ps
T933 /workspace/coverage/cover_reg_top/8.lc_ctrl_same_csr_outstanding.129922490 Aug 13 06:45:02 PM PDT 24 Aug 13 06:45:03 PM PDT 24 28965920 ps
T934 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.887197628 Aug 13 06:44:46 PM PDT 24 Aug 13 06:44:49 PM PDT 24 355050689 ps
T935 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_alert_test.4018182129 Aug 13 06:44:53 PM PDT 24 Aug 13 06:44:54 PM PDT 24 41347996 ps
T936 /workspace/coverage/cover_reg_top/10.lc_ctrl_csr_mem_rw_with_rand_reset.3843801738 Aug 13 06:45:07 PM PDT 24 Aug 13 06:45:09 PM PDT 24 23252993 ps
T937 /workspace/coverage/cover_reg_top/9.lc_ctrl_tl_errors.3416054438 Aug 13 06:45:07 PM PDT 24 Aug 13 06:45:09 PM PDT 24 53614821 ps
T938 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_mem_rw_with_rand_reset.609133396 Aug 13 06:45:02 PM PDT 24 Aug 13 06:45:03 PM PDT 24 20925079 ps
T939 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_errors.3755942730 Aug 13 06:45:06 PM PDT 24 Aug 13 06:45:09 PM PDT 24 219471441 ps
T940 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_bit_bash.3307203391 Aug 13 06:44:57 PM PDT 24 Aug 13 06:45:06 PM PDT 24 1391193412 ps
T941 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_rw.1992162532 Aug 13 06:44:54 PM PDT 24 Aug 13 06:44:57 PM PDT 24 275446055 ps
T942 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_rw.2058253815 Aug 13 06:45:04 PM PDT 24 Aug 13 06:45:05 PM PDT 24 16325143 ps
T943 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_aliasing.3117310979 Aug 13 06:45:01 PM PDT 24 Aug 13 06:45:07 PM PDT 24 920752438 ps
T944 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_errors.3932077276 Aug 13 06:45:13 PM PDT 24 Aug 13 06:45:15 PM PDT 24 87699291 ps
T945 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_mem_rw_with_rand_reset.3922908220 Aug 13 06:45:00 PM PDT 24 Aug 13 06:45:01 PM PDT 24 31809667 ps
T946 /workspace/coverage/cover_reg_top/17.lc_ctrl_same_csr_outstanding.1215350645 Aug 13 06:45:02 PM PDT 24 Aug 13 06:45:03 PM PDT 24 204505767 ps
T947 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_rw.2800221934 Aug 13 06:45:09 PM PDT 24 Aug 13 06:45:10 PM PDT 24 47747611 ps
T948 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_rw.1565933099 Aug 13 06:44:46 PM PDT 24 Aug 13 06:44:47 PM PDT 24 27341962 ps
T949 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_bit_bash.1584670355 Aug 13 06:44:46 PM PDT 24 Aug 13 06:44:53 PM PDT 24 690732140 ps
T128 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_intg_err.2211289618 Aug 13 06:44:31 PM PDT 24 Aug 13 06:44:35 PM PDT 24 194125500 ps
T191 /workspace/coverage/cover_reg_top/8.lc_ctrl_csr_rw.669499272 Aug 13 06:44:52 PM PDT 24 Aug 13 06:44:53 PM PDT 24 18889241 ps
T950 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_rw.3762814002 Aug 13 06:44:54 PM PDT 24 Aug 13 06:44:57 PM PDT 24 181542776 ps
T951 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_hw_reset.1053671539 Aug 13 06:44:48 PM PDT 24 Aug 13 06:44:49 PM PDT 24 282860199 ps
T952 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_alert_test.1525432688 Aug 13 06:45:17 PM PDT 24 Aug 13 06:45:19 PM PDT 24 243075350 ps
T953 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_aliasing.2102767292 Aug 13 06:44:48 PM PDT 24 Aug 13 06:44:53 PM PDT 24 2029278958 ps
T127 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_intg_err.1080011108 Aug 13 06:44:55 PM PDT 24 Aug 13 06:44:59 PM PDT 24 145187551 ps
T954 /workspace/coverage/cover_reg_top/1.lc_ctrl_tl_errors.1228017529 Aug 13 06:44:49 PM PDT 24 Aug 13 06:44:53 PM PDT 24 257896808 ps
T955 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_intg_err.2195491697 Aug 13 06:45:00 PM PDT 24 Aug 13 06:45:02 PM PDT 24 162340379 ps
T956 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_aliasing.141870300 Aug 13 06:44:48 PM PDT 24 Aug 13 06:44:57 PM PDT 24 3181961436 ps
T957 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_mem_rw_with_rand_reset.186224270 Aug 13 06:44:46 PM PDT 24 Aug 13 06:44:48 PM PDT 24 52213347 ps
T958 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_rw.4043696945 Aug 13 06:45:10 PM PDT 24 Aug 13 06:45:11 PM PDT 24 30026674 ps
T959 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_rw.2106225655 Aug 13 06:44:49 PM PDT 24 Aug 13 06:44:50 PM PDT 24 176431640 ps
T960 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3866264267 Aug 13 06:44:40 PM PDT 24 Aug 13 06:44:42 PM PDT 24 334123189 ps
T961 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_bit_bash.884271114 Aug 13 06:44:42 PM PDT 24 Aug 13 06:45:03 PM PDT 24 14222518614 ps
T962 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_same_csr_outstanding.2699003936 Aug 13 06:45:02 PM PDT 24 Aug 13 06:45:04 PM PDT 24 27685846 ps
T963 /workspace/coverage/cover_reg_top/14.lc_ctrl_same_csr_outstanding.2988165070 Aug 13 06:45:02 PM PDT 24 Aug 13 06:45:03 PM PDT 24 25976587 ps
T964 /workspace/coverage/cover_reg_top/16.lc_ctrl_same_csr_outstanding.1067212252 Aug 13 06:45:07 PM PDT 24 Aug 13 06:45:08 PM PDT 24 105026956 ps
T965 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_hw_reset.3086107105 Aug 13 06:45:01 PM PDT 24 Aug 13 06:45:03 PM PDT 24 1484466985 ps
T122 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_intg_err.751295653 Aug 13 06:45:10 PM PDT 24 Aug 13 06:45:13 PM PDT 24 90354814 ps
T966 /workspace/coverage/cover_reg_top/19.lc_ctrl_same_csr_outstanding.3136053687 Aug 13 06:45:09 PM PDT 24 Aug 13 06:45:10 PM PDT 24 445960527 ps
T967 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_same_csr_outstanding.1739304802 Aug 13 06:44:58 PM PDT 24 Aug 13 06:45:00 PM PDT 24 162639212 ps
T968 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_same_csr_outstanding.3253608857 Aug 13 06:45:01 PM PDT 24 Aug 13 06:45:02 PM PDT 24 96105535 ps
T969 /workspace/coverage/cover_reg_top/9.lc_ctrl_same_csr_outstanding.4232829926 Aug 13 06:44:59 PM PDT 24 Aug 13 06:45:00 PM PDT 24 15512799 ps
T970 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_mem_rw_with_rand_reset.973307508 Aug 13 06:44:55 PM PDT 24 Aug 13 06:44:56 PM PDT 24 16597239 ps
T120 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_intg_err.894594563 Aug 13 06:44:54 PM PDT 24 Aug 13 06:44:58 PM PDT 24 74806414 ps
T971 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_mem_rw_with_rand_reset.744893719 Aug 13 06:44:33 PM PDT 24 Aug 13 06:44:34 PM PDT 24 24486891 ps
T972 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1566971626 Aug 13 06:44:52 PM PDT 24 Aug 13 06:44:55 PM PDT 24 191549847 ps
T973 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_errors.2473718513 Aug 13 06:45:18 PM PDT 24 Aug 13 06:45:22 PM PDT 24 114249968 ps
T192 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_aliasing.4294569524 Aug 13 06:44:31 PM PDT 24 Aug 13 06:44:32 PM PDT 24 35694925 ps
T974 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_mem_rw_with_rand_reset.3735888676 Aug 13 06:45:13 PM PDT 24 Aug 13 06:45:14 PM PDT 24 29961972 ps
T975 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_errors.1624361725 Aug 13 06:45:14 PM PDT 24 Aug 13 06:45:17 PM PDT 24 73348007 ps
T131 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_intg_err.2641696313 Aug 13 06:45:07 PM PDT 24 Aug 13 06:45:09 PM PDT 24 176090624 ps
T976 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_mem_rw_with_rand_reset.666375592 Aug 13 06:44:39 PM PDT 24 Aug 13 06:44:41 PM PDT 24 61859139 ps
T977 /workspace/coverage/cover_reg_top/12.lc_ctrl_csr_mem_rw_with_rand_reset.2211868252 Aug 13 06:45:09 PM PDT 24 Aug 13 06:45:10 PM PDT 24 20932309 ps
T978 /workspace/coverage/cover_reg_top/11.lc_ctrl_same_csr_outstanding.687864181 Aug 13 06:45:07 PM PDT 24 Aug 13 06:45:08 PM PDT 24 57287467 ps
T979 /workspace/coverage/cover_reg_top/6.lc_ctrl_tl_errors.1228261245 Aug 13 06:44:56 PM PDT 24 Aug 13 06:44:59 PM PDT 24 71314957 ps
T980 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_errors.2987434689 Aug 13 06:45:11 PM PDT 24 Aug 13 06:45:14 PM PDT 24 103088095 ps
T981 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_hw_reset.2742723471 Aug 13 06:44:44 PM PDT 24 Aug 13 06:44:47 PM PDT 24 141602345 ps
T982 /workspace/coverage/cover_reg_top/8.lc_ctrl_csr_mem_rw_with_rand_reset.3806444092 Aug 13 06:44:52 PM PDT 24 Aug 13 06:44:55 PM PDT 24 31383831 ps
T983 /workspace/coverage/cover_reg_top/7.lc_ctrl_same_csr_outstanding.2322624239 Aug 13 06:45:10 PM PDT 24 Aug 13 06:45:11 PM PDT 24 146696213 ps
T984 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_alert_test.637144583 Aug 13 06:44:42 PM PDT 24 Aug 13 06:44:43 PM PDT 24 20591824 ps
T129 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_intg_err.951739047 Aug 13 06:44:59 PM PDT 24 Aug 13 06:45:02 PM PDT 24 251990068 ps
T193 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_hw_reset.678541124 Aug 13 06:44:43 PM PDT 24 Aug 13 06:44:44 PM PDT 24 21633838 ps
T985 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_aliasing.2980338906 Aug 13 06:44:45 PM PDT 24 Aug 13 06:45:01 PM PDT 24 1789973841 ps
T986 /workspace/coverage/cover_reg_top/2.lc_ctrl_same_csr_outstanding.3791975743 Aug 13 06:44:31 PM PDT 24 Aug 13 06:44:32 PM PDT 24 18417769 ps
T987 /workspace/coverage/cover_reg_top/4.lc_ctrl_same_csr_outstanding.642385487 Aug 13 06:44:44 PM PDT 24 Aug 13 06:44:46 PM PDT 24 44695798 ps
T988 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_same_csr_outstanding.3611953879 Aug 13 06:44:56 PM PDT 24 Aug 13 06:44:57 PM PDT 24 51646417 ps
T989 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_alert_test.1454385206 Aug 13 06:45:00 PM PDT 24 Aug 13 06:45:02 PM PDT 24 74098811 ps
T990 /workspace/coverage/cover_reg_top/19.lc_ctrl_tl_errors.1989481374 Aug 13 06:44:58 PM PDT 24 Aug 13 06:45:01 PM PDT 24 417106534 ps
T194 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_hw_reset.3111177692 Aug 13 06:44:43 PM PDT 24 Aug 13 06:44:44 PM PDT 24 14519116 ps
T991 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_hw_reset.4065571180 Aug 13 06:45:02 PM PDT 24 Aug 13 06:45:06 PM PDT 24 147244689 ps
T992 /workspace/coverage/cover_reg_top/1.lc_ctrl_same_csr_outstanding.1933870900 Aug 13 06:44:54 PM PDT 24 Aug 13 06:44:56 PM PDT 24 25695927 ps
T993 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_hw_reset.2847204362 Aug 13 06:44:38 PM PDT 24 Aug 13 06:44:41 PM PDT 24 346710276 ps
T994 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_rw.3251458354 Aug 13 06:44:49 PM PDT 24 Aug 13 06:44:51 PM PDT 24 56391664 ps
T995 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_mem_rw_with_rand_reset.1670428189 Aug 13 06:45:01 PM PDT 24 Aug 13 06:45:02 PM PDT 24 89725748 ps
T996 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_errors.1694800554 Aug 13 06:45:11 PM PDT 24 Aug 13 06:45:14 PM PDT 24 112710257 ps
T997 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_hw_reset.1409521347 Aug 13 06:44:52 PM PDT 24 Aug 13 06:44:55 PM PDT 24 158356289 ps
T998 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_errors.1991474911 Aug 13 06:44:32 PM PDT 24 Aug 13 06:44:37 PM PDT 24 118564368 ps
T999 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_mem_rw_with_rand_reset.26525256 Aug 13 06:45:06 PM PDT 24 Aug 13 06:45:07 PM PDT 24 22430093 ps
T1000 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_bit_bash.1386314460 Aug 13 06:44:39 PM PDT 24 Aug 13 06:44:46 PM PDT 24 1672093310 ps
T1001 /workspace/coverage/cover_reg_top/3.lc_ctrl_same_csr_outstanding.2393376867 Aug 13 06:44:29 PM PDT 24 Aug 13 06:44:31 PM PDT 24 16311060 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%