Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.21 97.92 95.75 93.40 100.00 98.52 98.76 96.11


Total test records in report: 1007
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html
T813 /workspace/coverage/default/29.lc_ctrl_stress_all.2480788797 Aug 18 06:38:36 PM PDT 24 Aug 18 06:40:25 PM PDT 24 2733363699 ps
T814 /workspace/coverage/default/10.lc_ctrl_jtag_errors.2016610592 Aug 18 06:37:48 PM PDT 24 Aug 18 06:38:16 PM PDT 24 2704237072 ps
T815 /workspace/coverage/default/16.lc_ctrl_security_escalation.549879756 Aug 18 06:38:01 PM PDT 24 Aug 18 06:38:09 PM PDT 24 875700150 ps
T816 /workspace/coverage/default/15.lc_ctrl_errors.410486432 Aug 18 06:38:10 PM PDT 24 Aug 18 06:38:20 PM PDT 24 1867128493 ps
T817 /workspace/coverage/default/45.lc_ctrl_sec_mubi.536838402 Aug 18 06:39:23 PM PDT 24 Aug 18 06:39:38 PM PDT 24 1907084184 ps
T818 /workspace/coverage/default/12.lc_ctrl_state_failure.53922922 Aug 18 06:37:48 PM PDT 24 Aug 18 06:38:13 PM PDT 24 290860920 ps
T819 /workspace/coverage/default/23.lc_ctrl_stress_all.3693741711 Aug 18 06:38:27 PM PDT 24 Aug 18 06:41:28 PM PDT 24 22067549850 ps
T820 /workspace/coverage/default/42.lc_ctrl_volatile_unlock_smoke.1244021375 Aug 18 06:39:11 PM PDT 24 Aug 18 06:39:12 PM PDT 24 25325392 ps
T821 /workspace/coverage/default/49.lc_ctrl_sec_token_digest.1275152353 Aug 18 06:39:30 PM PDT 24 Aug 18 06:39:42 PM PDT 24 1581841650 ps
T822 /workspace/coverage/default/29.lc_ctrl_sec_mubi.2312347766 Aug 18 06:38:39 PM PDT 24 Aug 18 06:38:52 PM PDT 24 1363323249 ps
T823 /workspace/coverage/default/33.lc_ctrl_jtag_access.144602917 Aug 18 06:39:00 PM PDT 24 Aug 18 06:39:13 PM PDT 24 2305079298 ps
T824 /workspace/coverage/default/30.lc_ctrl_sec_mubi.1528212063 Aug 18 06:38:49 PM PDT 24 Aug 18 06:39:01 PM PDT 24 275991415 ps
T825 /workspace/coverage/default/46.lc_ctrl_state_post_trans.3319629420 Aug 18 06:39:18 PM PDT 24 Aug 18 06:39:22 PM PDT 24 257489613 ps
T826 /workspace/coverage/default/22.lc_ctrl_volatile_unlock_smoke.4192456650 Aug 18 06:38:22 PM PDT 24 Aug 18 06:38:23 PM PDT 24 35991329 ps
T827 /workspace/coverage/default/25.lc_ctrl_stress_all.2538217410 Aug 18 06:38:28 PM PDT 24 Aug 18 06:38:50 PM PDT 24 6205103569 ps
T828 /workspace/coverage/default/8.lc_ctrl_jtag_smoke.2301291368 Aug 18 06:37:44 PM PDT 24 Aug 18 06:37:47 PM PDT 24 352282824 ps
T829 /workspace/coverage/default/1.lc_ctrl_regwen_during_op.2761286331 Aug 18 06:37:08 PM PDT 24 Aug 18 06:37:22 PM PDT 24 2638724112 ps
T830 /workspace/coverage/default/7.lc_ctrl_jtag_prog_failure.818390883 Aug 18 06:37:36 PM PDT 24 Aug 18 06:37:42 PM PDT 24 376507044 ps
T831 /workspace/coverage/default/0.lc_ctrl_jtag_state_failure.680473241 Aug 18 06:37:14 PM PDT 24 Aug 18 06:37:57 PM PDT 24 3869610695 ps
T832 /workspace/coverage/default/17.lc_ctrl_sec_token_digest.1730863843 Aug 18 06:38:13 PM PDT 24 Aug 18 06:38:36 PM PDT 24 1209331053 ps
T101 /workspace/coverage/default/26.lc_ctrl_state_failure.1954046907 Aug 18 06:38:27 PM PDT 24 Aug 18 06:39:02 PM PDT 24 1601427465 ps
T833 /workspace/coverage/default/15.lc_ctrl_sec_token_mux.1812631900 Aug 18 06:38:02 PM PDT 24 Aug 18 06:38:14 PM PDT 24 582150520 ps
T165 /workspace/coverage/default/2.lc_ctrl_security_escalation.3083305593 Aug 18 06:37:18 PM PDT 24 Aug 18 06:37:31 PM PDT 24 2000410285 ps
T834 /workspace/coverage/default/27.lc_ctrl_sec_token_mux.270017298 Aug 18 06:38:37 PM PDT 24 Aug 18 06:38:46 PM PDT 24 282812789 ps
T835 /workspace/coverage/default/49.lc_ctrl_state_post_trans.3526294106 Aug 18 06:39:20 PM PDT 24 Aug 18 06:39:29 PM PDT 24 301536424 ps
T836 /workspace/coverage/default/45.lc_ctrl_smoke.4121874399 Aug 18 06:39:13 PM PDT 24 Aug 18 06:39:15 PM PDT 24 84128253 ps
T837 /workspace/coverage/default/38.lc_ctrl_volatile_unlock_smoke.3186566630 Aug 18 06:38:56 PM PDT 24 Aug 18 06:38:57 PM PDT 24 33398952 ps
T838 /workspace/coverage/default/0.lc_ctrl_sec_mubi.443216067 Aug 18 06:37:09 PM PDT 24 Aug 18 06:37:29 PM PDT 24 1881387728 ps
T839 /workspace/coverage/default/33.lc_ctrl_errors.892600877 Aug 18 06:39:00 PM PDT 24 Aug 18 06:39:14 PM PDT 24 416936088 ps
T840 /workspace/coverage/default/4.lc_ctrl_jtag_smoke.3579138790 Aug 18 06:37:31 PM PDT 24 Aug 18 06:37:39 PM PDT 24 537376226 ps
T151 /workspace/coverage/default/37.lc_ctrl_stress_all_with_rand_reset.1043253309 Aug 18 06:39:08 PM PDT 24 Aug 18 06:40:16 PM PDT 24 1806494625 ps
T841 /workspace/coverage/default/30.lc_ctrl_state_failure.355266835 Aug 18 06:38:35 PM PDT 24 Aug 18 06:39:05 PM PDT 24 567023383 ps
T842 /workspace/coverage/default/27.lc_ctrl_stress_all.727150037 Aug 18 06:39:00 PM PDT 24 Aug 18 06:40:17 PM PDT 24 3994528760 ps
T843 /workspace/coverage/default/6.lc_ctrl_volatile_unlock_smoke.3638817111 Aug 18 06:37:34 PM PDT 24 Aug 18 06:37:35 PM PDT 24 13690999 ps
T844 /workspace/coverage/default/31.lc_ctrl_state_failure.1096346780 Aug 18 06:38:43 PM PDT 24 Aug 18 06:39:10 PM PDT 24 791851974 ps
T845 /workspace/coverage/default/8.lc_ctrl_volatile_unlock_smoke.4256510354 Aug 18 06:37:35 PM PDT 24 Aug 18 06:37:36 PM PDT 24 18100937 ps
T846 /workspace/coverage/default/31.lc_ctrl_prog_failure.2697800139 Aug 18 06:38:56 PM PDT 24 Aug 18 06:39:00 PM PDT 24 75815962 ps
T847 /workspace/coverage/default/4.lc_ctrl_errors.4058405189 Aug 18 06:37:34 PM PDT 24 Aug 18 06:37:50 PM PDT 24 1423121492 ps
T848 /workspace/coverage/default/25.lc_ctrl_alert_test.2787809731 Aug 18 06:38:28 PM PDT 24 Aug 18 06:38:30 PM PDT 24 60933304 ps
T849 /workspace/coverage/default/17.lc_ctrl_errors.4259170843 Aug 18 06:38:19 PM PDT 24 Aug 18 06:38:31 PM PDT 24 947390596 ps
T850 /workspace/coverage/default/19.lc_ctrl_jtag_smoke.668821224 Aug 18 06:38:13 PM PDT 24 Aug 18 06:38:20 PM PDT 24 470962554 ps
T106 /workspace/coverage/default/10.lc_ctrl_stress_all_with_rand_reset.3811509894 Aug 18 06:37:48 PM PDT 24 Aug 18 06:39:32 PM PDT 24 4335767205 ps
T851 /workspace/coverage/default/5.lc_ctrl_prog_failure.3386153823 Aug 18 06:37:31 PM PDT 24 Aug 18 06:37:34 PM PDT 24 47687795 ps
T91 /workspace/coverage/default/0.lc_ctrl_sec_cm.1476232956 Aug 18 06:37:13 PM PDT 24 Aug 18 06:37:38 PM PDT 24 266562651 ps
T852 /workspace/coverage/default/0.lc_ctrl_sec_token_mux.868757624 Aug 18 06:37:07 PM PDT 24 Aug 18 06:37:16 PM PDT 24 444825514 ps
T853 /workspace/coverage/default/1.lc_ctrl_sec_token_mux.1791642566 Aug 18 06:37:18 PM PDT 24 Aug 18 06:37:27 PM PDT 24 1042915933 ps
T854 /workspace/coverage/default/44.lc_ctrl_prog_failure.806122351 Aug 18 06:39:05 PM PDT 24 Aug 18 06:39:08 PM PDT 24 159474390 ps
T855 /workspace/coverage/default/12.lc_ctrl_errors.3374378929 Aug 18 06:37:49 PM PDT 24 Aug 18 06:38:04 PM PDT 24 1236908757 ps
T856 /workspace/coverage/default/37.lc_ctrl_alert_test.1255709444 Aug 18 06:39:05 PM PDT 24 Aug 18 06:39:06 PM PDT 24 31698186 ps
T857 /workspace/coverage/default/39.lc_ctrl_state_failure.287509919 Aug 18 06:39:05 PM PDT 24 Aug 18 06:39:32 PM PDT 24 852810523 ps
T858 /workspace/coverage/default/13.lc_ctrl_jtag_smoke.3818990506 Aug 18 06:37:53 PM PDT 24 Aug 18 06:38:00 PM PDT 24 418377229 ps
T859 /workspace/coverage/default/9.lc_ctrl_jtag_regwen_during_op.578187094 Aug 18 06:37:44 PM PDT 24 Aug 18 06:38:09 PM PDT 24 833776798 ps
T860 /workspace/coverage/default/21.lc_ctrl_sec_token_digest.2142227345 Aug 18 06:38:19 PM PDT 24 Aug 18 06:38:31 PM PDT 24 339061839 ps
T861 /workspace/coverage/default/7.lc_ctrl_state_failure.926988354 Aug 18 06:37:35 PM PDT 24 Aug 18 06:37:54 PM PDT 24 156513513 ps
T862 /workspace/coverage/default/27.lc_ctrl_prog_failure.2901185321 Aug 18 06:38:35 PM PDT 24 Aug 18 06:38:38 PM PDT 24 47403307 ps
T863 /workspace/coverage/default/42.lc_ctrl_stress_all_with_rand_reset.2881591327 Aug 18 06:39:14 PM PDT 24 Aug 18 06:40:11 PM PDT 24 9066283294 ps
T864 /workspace/coverage/default/21.lc_ctrl_prog_failure.3588495453 Aug 18 06:38:28 PM PDT 24 Aug 18 06:38:31 PM PDT 24 144218212 ps
T74 /workspace/coverage/default/12.lc_ctrl_alert_test.1442806699 Aug 18 06:37:59 PM PDT 24 Aug 18 06:38:00 PM PDT 24 13350332 ps
T865 /workspace/coverage/default/44.lc_ctrl_volatile_unlock_smoke.961862238 Aug 18 06:39:16 PM PDT 24 Aug 18 06:39:17 PM PDT 24 36281426 ps
T866 /workspace/coverage/default/10.lc_ctrl_sec_token_mux.845084034 Aug 18 06:37:57 PM PDT 24 Aug 18 06:38:07 PM PDT 24 221104044 ps
T867 /workspace/coverage/default/20.lc_ctrl_sec_mubi.1722379650 Aug 18 06:38:27 PM PDT 24 Aug 18 06:38:45 PM PDT 24 549741369 ps
T868 /workspace/coverage/default/43.lc_ctrl_sec_token_digest.199551048 Aug 18 06:39:07 PM PDT 24 Aug 18 06:39:17 PM PDT 24 294442011 ps
T869 /workspace/coverage/default/19.lc_ctrl_smoke.2511151537 Aug 18 06:38:26 PM PDT 24 Aug 18 06:38:27 PM PDT 24 160933601 ps
T870 /workspace/coverage/default/10.lc_ctrl_jtag_state_failure.876621649 Aug 18 06:37:52 PM PDT 24 Aug 18 06:38:30 PM PDT 24 1526520601 ps
T871 /workspace/coverage/default/44.lc_ctrl_jtag_access.3848960665 Aug 18 06:39:06 PM PDT 24 Aug 18 06:39:10 PM PDT 24 152999009 ps
T872 /workspace/coverage/default/18.lc_ctrl_volatile_unlock_smoke.2827218978 Aug 18 06:38:16 PM PDT 24 Aug 18 06:38:18 PM PDT 24 15423999 ps
T873 /workspace/coverage/default/34.lc_ctrl_sec_token_mux.1771027434 Aug 18 06:38:55 PM PDT 24 Aug 18 06:39:02 PM PDT 24 941788679 ps
T874 /workspace/coverage/default/42.lc_ctrl_state_post_trans.2775108804 Aug 18 06:39:09 PM PDT 24 Aug 18 06:39:18 PM PDT 24 675691888 ps
T875 /workspace/coverage/default/32.lc_ctrl_alert_test.3102641191 Aug 18 06:38:51 PM PDT 24 Aug 18 06:38:52 PM PDT 24 21023331 ps
T876 /workspace/coverage/default/15.lc_ctrl_sec_token_digest.1300327060 Aug 18 06:38:17 PM PDT 24 Aug 18 06:38:28 PM PDT 24 1178966345 ps
T877 /workspace/coverage/default/41.lc_ctrl_sec_token_digest.2317877701 Aug 18 06:39:10 PM PDT 24 Aug 18 06:39:33 PM PDT 24 1325343295 ps
T878 /workspace/coverage/default/46.lc_ctrl_security_escalation.3303779436 Aug 18 06:39:18 PM PDT 24 Aug 18 06:39:30 PM PDT 24 292982855 ps
T141 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_alert_test.724901139 Aug 18 06:41:57 PM PDT 24 Aug 18 06:41:58 PM PDT 24 39762283 ps
T103 /workspace/coverage/cover_reg_top/10.lc_ctrl_csr_mem_rw_with_rand_reset.3934744790 Aug 18 06:42:04 PM PDT 24 Aug 18 06:42:06 PM PDT 24 68459145 ps
T118 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_same_csr_outstanding.2820710114 Aug 18 06:41:27 PM PDT 24 Aug 18 06:41:28 PM PDT 24 34182383 ps
T119 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_hw_reset.387540528 Aug 18 06:41:33 PM PDT 24 Aug 18 06:41:36 PM PDT 24 1953939316 ps
T139 /workspace/coverage/cover_reg_top/12.lc_ctrl_same_csr_outstanding.3703730882 Aug 18 06:42:11 PM PDT 24 Aug 18 06:42:12 PM PDT 24 49819370 ps
T142 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_alert_test.3011832427 Aug 18 06:41:59 PM PDT 24 Aug 18 06:42:00 PM PDT 24 44022199 ps
T104 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_intg_err.124012070 Aug 18 06:42:15 PM PDT 24 Aug 18 06:42:19 PM PDT 24 425046251 ps
T111 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_aliasing.1716615319 Aug 18 06:42:00 PM PDT 24 Aug 18 06:42:06 PM PDT 24 1315799037 ps
T109 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_intg_err.2136840338 Aug 18 06:42:11 PM PDT 24 Aug 18 06:42:14 PM PDT 24 238082004 ps
T140 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_aliasing.708763834 Aug 18 06:41:50 PM PDT 24 Aug 18 06:41:53 PM PDT 24 226026118 ps
T110 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_intg_err.1349254671 Aug 18 06:42:12 PM PDT 24 Aug 18 06:42:15 PM PDT 24 70937031 ps
T192 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_same_csr_outstanding.333929319 Aug 18 06:42:06 PM PDT 24 Aug 18 06:42:07 PM PDT 24 26393224 ps
T879 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_rw.3109625109 Aug 18 06:42:12 PM PDT 24 Aug 18 06:42:13 PM PDT 24 106640687 ps
T107 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3613140785 Aug 18 06:41:29 PM PDT 24 Aug 18 06:41:32 PM PDT 24 86229084 ps
T152 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_bit_bash.3877678666 Aug 18 06:41:33 PM PDT 24 Aug 18 06:41:35 PM PDT 24 220756358 ps
T170 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_mem_rw_with_rand_reset.557224753 Aug 18 06:42:15 PM PDT 24 Aug 18 06:42:16 PM PDT 24 61434319 ps
T193 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_same_csr_outstanding.3044942912 Aug 18 06:42:00 PM PDT 24 Aug 18 06:42:02 PM PDT 24 87104913 ps
T880 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_aliasing.258261538 Aug 18 06:41:31 PM PDT 24 Aug 18 06:41:39 PM PDT 24 1969059326 ps
T881 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_rw.1786387141 Aug 18 06:41:32 PM PDT 24 Aug 18 06:41:35 PM PDT 24 526284045 ps
T882 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_bit_bash.2948623876 Aug 18 06:41:55 PM PDT 24 Aug 18 06:42:04 PM PDT 24 1519572485 ps
T883 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_bit_bash.4264899669 Aug 18 06:41:44 PM PDT 24 Aug 18 06:41:46 PM PDT 24 186908104 ps
T108 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_errors.2815026672 Aug 18 06:42:02 PM PDT 24 Aug 18 06:42:07 PM PDT 24 177938529 ps
T884 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_bit_bash.1742569674 Aug 18 06:41:41 PM PDT 24 Aug 18 06:42:02 PM PDT 24 5126245416 ps
T885 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_hw_reset.1655660529 Aug 18 06:41:50 PM PDT 24 Aug 18 06:41:52 PM PDT 24 97618951 ps
T124 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_intg_err.1877693121 Aug 18 06:41:57 PM PDT 24 Aug 18 06:41:59 PM PDT 24 415286062 ps
T122 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_mem_rw_with_rand_reset.350555506 Aug 18 06:41:50 PM PDT 24 Aug 18 06:41:51 PM PDT 24 70263957 ps
T886 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_rw.2453541460 Aug 18 06:41:50 PM PDT 24 Aug 18 06:41:51 PM PDT 24 39077598 ps
T887 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_mem_rw_with_rand_reset.260239719 Aug 18 06:42:17 PM PDT 24 Aug 18 06:42:18 PM PDT 24 76484923 ps
T888 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_mem_rw_with_rand_reset.3313549210 Aug 18 06:42:08 PM PDT 24 Aug 18 06:42:09 PM PDT 24 50517475 ps
T153 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_rw.4051614577 Aug 18 06:42:14 PM PDT 24 Aug 18 06:42:15 PM PDT 24 26071804 ps
T134 /workspace/coverage/cover_reg_top/9.lc_ctrl_tl_intg_err.550442187 Aug 18 06:42:09 PM PDT 24 Aug 18 06:42:13 PM PDT 24 161135029 ps
T889 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_mem_rw_with_rand_reset.744102610 Aug 18 06:42:10 PM PDT 24 Aug 18 06:42:11 PM PDT 24 72795274 ps
T890 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_rw.2954854266 Aug 18 06:42:10 PM PDT 24 Aug 18 06:42:11 PM PDT 24 28652821 ps
T126 /workspace/coverage/cover_reg_top/19.lc_ctrl_tl_intg_err.1998481096 Aug 18 06:42:18 PM PDT 24 Aug 18 06:42:21 PM PDT 24 233369440 ps
T891 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_bit_bash.1840465815 Aug 18 06:41:54 PM PDT 24 Aug 18 06:42:20 PM PDT 24 3047645228 ps
T154 /workspace/coverage/cover_reg_top/7.lc_ctrl_same_csr_outstanding.1267238837 Aug 18 06:42:07 PM PDT 24 Aug 18 06:42:08 PM PDT 24 43531801 ps
T183 /workspace/coverage/cover_reg_top/8.lc_ctrl_csr_rw.2768782164 Aug 18 06:42:05 PM PDT 24 Aug 18 06:42:06 PM PDT 24 11961171 ps
T112 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_intg_err.3444262297 Aug 18 06:42:11 PM PDT 24 Aug 18 06:42:14 PM PDT 24 74066335 ps
T892 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_bit_bash.700629371 Aug 18 06:41:55 PM PDT 24 Aug 18 06:41:56 PM PDT 24 67855263 ps
T116 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.863634990 Aug 18 06:41:26 PM PDT 24 Aug 18 06:41:33 PM PDT 24 4213521607 ps
T115 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_intg_err.360219588 Aug 18 06:41:26 PM PDT 24 Aug 18 06:41:29 PM PDT 24 621193009 ps
T184 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_rw.706242829 Aug 18 06:41:36 PM PDT 24 Aug 18 06:41:37 PM PDT 24 43794178 ps
T893 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_aliasing.2570235037 Aug 18 06:41:32 PM PDT 24 Aug 18 06:41:33 PM PDT 24 76009493 ps
T894 /workspace/coverage/cover_reg_top/8.lc_ctrl_csr_mem_rw_with_rand_reset.3800268820 Aug 18 06:42:05 PM PDT 24 Aug 18 06:42:06 PM PDT 24 22685019 ps
T895 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_rw.294874749 Aug 18 06:41:56 PM PDT 24 Aug 18 06:41:59 PM PDT 24 91709516 ps
T155 /workspace/coverage/cover_reg_top/11.lc_ctrl_same_csr_outstanding.329243324 Aug 18 06:42:10 PM PDT 24 Aug 18 06:42:11 PM PDT 24 64380593 ps
T117 /workspace/coverage/cover_reg_top/6.lc_ctrl_tl_errors.2019106513 Aug 18 06:41:57 PM PDT 24 Aug 18 06:42:00 PM PDT 24 291174464 ps
T896 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_hw_reset.3469279234 Aug 18 06:41:56 PM PDT 24 Aug 18 06:41:58 PM PDT 24 430432933 ps
T194 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_same_csr_outstanding.542254593 Aug 18 06:41:27 PM PDT 24 Aug 18 06:41:28 PM PDT 24 99492478 ps
T123 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_errors.3800618808 Aug 18 06:42:16 PM PDT 24 Aug 18 06:42:17 PM PDT 24 212562502 ps
T113 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_errors.1827368056 Aug 18 06:42:08 PM PDT 24 Aug 18 06:42:10 PM PDT 24 29843917 ps
T897 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_aliasing.1965295091 Aug 18 06:41:39 PM PDT 24 Aug 18 06:41:50 PM PDT 24 804781903 ps
T195 /workspace/coverage/cover_reg_top/14.lc_ctrl_same_csr_outstanding.1167113939 Aug 18 06:42:14 PM PDT 24 Aug 18 06:42:16 PM PDT 24 53229901 ps
T185 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_aliasing.3518558675 Aug 18 06:41:39 PM PDT 24 Aug 18 06:41:40 PM PDT 24 39320696 ps
T186 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_rw.538664401 Aug 18 06:42:05 PM PDT 24 Aug 18 06:42:06 PM PDT 24 39571255 ps
T898 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_hw_reset.4130250870 Aug 18 06:41:57 PM PDT 24 Aug 18 06:41:59 PM PDT 24 171473837 ps
T899 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_same_csr_outstanding.945943521 Aug 18 06:41:47 PM PDT 24 Aug 18 06:41:48 PM PDT 24 35152517 ps
T120 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_intg_err.3692451148 Aug 18 06:42:03 PM PDT 24 Aug 18 06:42:06 PM PDT 24 101479224 ps
T900 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_hw_reset.1771513524 Aug 18 06:42:00 PM PDT 24 Aug 18 06:42:01 PM PDT 24 30137011 ps
T901 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_alert_test.1900462311 Aug 18 06:41:52 PM PDT 24 Aug 18 06:41:53 PM PDT 24 39981680 ps
T902 /workspace/coverage/cover_reg_top/10.lc_ctrl_same_csr_outstanding.46924899 Aug 18 06:42:04 PM PDT 24 Aug 18 06:42:05 PM PDT 24 259276883 ps
T903 /workspace/coverage/cover_reg_top/0.lc_ctrl_same_csr_outstanding.657676484 Aug 18 06:41:26 PM PDT 24 Aug 18 06:41:28 PM PDT 24 65568440 ps
T114 /workspace/coverage/cover_reg_top/1.lc_ctrl_tl_errors.2201071481 Aug 18 06:41:29 PM PDT 24 Aug 18 06:41:32 PM PDT 24 132705195 ps
T904 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_mem_rw_with_rand_reset.2864315278 Aug 18 06:41:25 PM PDT 24 Aug 18 06:41:27 PM PDT 24 30620309 ps
T133 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_intg_err.1760297251 Aug 18 06:41:43 PM PDT 24 Aug 18 06:41:45 PM PDT 24 87432838 ps
T905 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1159875608 Aug 18 06:41:36 PM PDT 24 Aug 18 06:41:40 PM PDT 24 540775334 ps
T125 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_errors.2790261622 Aug 18 06:42:04 PM PDT 24 Aug 18 06:42:06 PM PDT 24 38719039 ps
T130 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_errors.1490436312 Aug 18 06:42:07 PM PDT 24 Aug 18 06:42:11 PM PDT 24 100331888 ps
T906 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_aliasing.3962331899 Aug 18 06:41:32 PM PDT 24 Aug 18 06:41:53 PM PDT 24 15468284514 ps
T907 /workspace/coverage/cover_reg_top/7.lc_ctrl_csr_rw.1401051601 Aug 18 06:42:02 PM PDT 24 Aug 18 06:42:03 PM PDT 24 27760113 ps
T908 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_mem_rw_with_rand_reset.748661636 Aug 18 06:41:47 PM PDT 24 Aug 18 06:41:48 PM PDT 24 24101697 ps
T909 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_errors.1387982894 Aug 18 06:42:02 PM PDT 24 Aug 18 06:42:07 PM PDT 24 917621546 ps
T910 /workspace/coverage/cover_reg_top/13.lc_ctrl_same_csr_outstanding.2889448264 Aug 18 06:42:11 PM PDT 24 Aug 18 06:42:12 PM PDT 24 68640955 ps
T911 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_bit_bash.3160518117 Aug 18 06:41:51 PM PDT 24 Aug 18 06:41:54 PM PDT 24 51647052 ps
T912 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_errors.416620847 Aug 18 06:42:18 PM PDT 24 Aug 18 06:42:20 PM PDT 24 650740216 ps
T121 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_intg_err.635943235 Aug 18 06:42:17 PM PDT 24 Aug 18 06:42:21 PM PDT 24 125034323 ps
T913 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_bit_bash.2492925094 Aug 18 06:41:30 PM PDT 24 Aug 18 06:41:36 PM PDT 24 629507131 ps
T128 /workspace/coverage/cover_reg_top/12.lc_ctrl_tl_intg_err.1479744423 Aug 18 06:42:12 PM PDT 24 Aug 18 06:42:17 PM PDT 24 1624135767 ps
T914 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_same_csr_outstanding.3765073623 Aug 18 06:42:02 PM PDT 24 Aug 18 06:42:04 PM PDT 24 44848978 ps
T187 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_hw_reset.645800568 Aug 18 06:41:49 PM PDT 24 Aug 18 06:41:50 PM PDT 24 24625151 ps
T915 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_rw.2433842502 Aug 18 06:41:56 PM PDT 24 Aug 18 06:41:57 PM PDT 24 83709568 ps
T916 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_alert_test.4252442566 Aug 18 06:42:03 PM PDT 24 Aug 18 06:42:05 PM PDT 24 150377598 ps
T917 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_aliasing.955740766 Aug 18 06:42:01 PM PDT 24 Aug 18 06:42:06 PM PDT 24 785268241 ps
T918 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2830122410 Aug 18 06:42:10 PM PDT 24 Aug 18 06:42:13 PM PDT 24 298670480 ps
T919 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_aliasing.1442438394 Aug 18 06:41:36 PM PDT 24 Aug 18 06:41:51 PM PDT 24 11815860629 ps
T920 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_alert_test.2273381328 Aug 18 06:41:32 PM PDT 24 Aug 18 06:41:34 PM PDT 24 117376099 ps
T921 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_aliasing.4245713462 Aug 18 06:41:58 PM PDT 24 Aug 18 06:41:59 PM PDT 24 20000944 ps
T922 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_same_csr_outstanding.53279471 Aug 18 06:42:00 PM PDT 24 Aug 18 06:42:02 PM PDT 24 218930423 ps
T923 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_mem_rw_with_rand_reset.1524651074 Aug 18 06:42:12 PM PDT 24 Aug 18 06:42:14 PM PDT 24 114744372 ps
T924 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3838293056 Aug 18 06:41:58 PM PDT 24 Aug 18 06:42:02 PM PDT 24 250761045 ps
T925 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_hw_reset.2801814281 Aug 18 06:41:41 PM PDT 24 Aug 18 06:41:42 PM PDT 24 111165948 ps
T926 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_same_csr_outstanding.2370967544 Aug 18 06:42:04 PM PDT 24 Aug 18 06:42:06 PM PDT 24 37540412 ps
T927 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_rw.3289038858 Aug 18 06:41:59 PM PDT 24 Aug 18 06:42:00 PM PDT 24 117390097 ps
T928 /workspace/coverage/cover_reg_top/6.lc_ctrl_same_csr_outstanding.843190023 Aug 18 06:41:55 PM PDT 24 Aug 18 06:41:57 PM PDT 24 139463279 ps
T929 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_mem_rw_with_rand_reset.2284747340 Aug 18 06:42:11 PM PDT 24 Aug 18 06:42:12 PM PDT 24 17768948 ps
T131 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_intg_err.1487709242 Aug 18 06:42:02 PM PDT 24 Aug 18 06:42:04 PM PDT 24 121919884 ps
T930 /workspace/coverage/cover_reg_top/9.lc_ctrl_tl_errors.1459286991 Aug 18 06:42:02 PM PDT 24 Aug 18 06:42:05 PM PDT 24 81635548 ps
T931 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_mem_rw_with_rand_reset.2344202234 Aug 18 06:42:13 PM PDT 24 Aug 18 06:42:14 PM PDT 24 17780871 ps
T932 /workspace/coverage/cover_reg_top/19.lc_ctrl_tl_errors.1074183883 Aug 18 06:42:14 PM PDT 24 Aug 18 06:42:17 PM PDT 24 96462419 ps
T137 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_intg_err.4098746391 Aug 18 06:42:02 PM PDT 24 Aug 18 06:42:05 PM PDT 24 83084910 ps
T933 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_rw.1837665221 Aug 18 06:42:11 PM PDT 24 Aug 18 06:42:12 PM PDT 24 16500044 ps
T934 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_hw_reset.2056852521 Aug 18 06:41:24 PM PDT 24 Aug 18 06:41:29 PM PDT 24 211483861 ps
T935 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_aliasing.1628581491 Aug 18 06:42:01 PM PDT 24 Aug 18 06:42:07 PM PDT 24 528522398 ps
T936 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_errors.1776165593 Aug 18 06:42:12 PM PDT 24 Aug 18 06:42:15 PM PDT 24 144093726 ps
T937 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_errors.4072162481 Aug 18 06:41:42 PM PDT 24 Aug 18 06:41:44 PM PDT 24 33023724 ps
T191 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_bit_bash.892280767 Aug 18 06:41:30 PM PDT 24 Aug 18 06:41:32 PM PDT 24 142042941 ps
T938 /workspace/coverage/cover_reg_top/7.lc_ctrl_csr_mem_rw_with_rand_reset.448982168 Aug 18 06:42:00 PM PDT 24 Aug 18 06:42:02 PM PDT 24 86698818 ps
T939 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_rw.4232023885 Aug 18 06:42:02 PM PDT 24 Aug 18 06:42:04 PM PDT 24 380244523 ps
T940 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_hw_reset.719460818 Aug 18 06:41:28 PM PDT 24 Aug 18 06:41:29 PM PDT 24 36345024 ps
T941 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_alert_test.771926119 Aug 18 06:41:56 PM PDT 24 Aug 18 06:41:58 PM PDT 24 48566595 ps
T942 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_alert_test.1161953075 Aug 18 06:41:31 PM PDT 24 Aug 18 06:41:32 PM PDT 24 205969513 ps
T943 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_mem_rw_with_rand_reset.2898219091 Aug 18 06:41:59 PM PDT 24 Aug 18 06:42:00 PM PDT 24 111036804 ps
T944 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.187635075 Aug 18 06:41:50 PM PDT 24 Aug 18 06:41:51 PM PDT 24 274075569 ps
T945 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_bit_bash.1387153740 Aug 18 06:42:05 PM PDT 24 Aug 18 06:42:12 PM PDT 24 1461097780 ps
T946 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_rw.524815665 Aug 18 06:42:17 PM PDT 24 Aug 18 06:42:18 PM PDT 24 19090222 ps
T947 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1780157637 Aug 18 06:42:02 PM PDT 24 Aug 18 06:42:04 PM PDT 24 322169495 ps
T948 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_rw.3203805904 Aug 18 06:41:42 PM PDT 24 Aug 18 06:41:43 PM PDT 24 15493522 ps
T949 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_rw.373915289 Aug 18 06:41:34 PM PDT 24 Aug 18 06:41:35 PM PDT 24 202770147 ps
T950 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_mem_rw_with_rand_reset.906409282 Aug 18 06:41:36 PM PDT 24 Aug 18 06:41:38 PM PDT 24 32894689 ps
T951 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1433147924 Aug 18 06:41:54 PM PDT 24 Aug 18 06:41:57 PM PDT 24 307272762 ps
T188 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_aliasing.1401855525 Aug 18 06:41:48 PM PDT 24 Aug 18 06:41:49 PM PDT 24 62874988 ps
T952 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_alert_test.3644217032 Aug 18 06:41:32 PM PDT 24 Aug 18 06:41:33 PM PDT 24 127344887 ps
T953 /workspace/coverage/cover_reg_top/19.lc_ctrl_same_csr_outstanding.3025307618 Aug 18 06:42:11 PM PDT 24 Aug 18 06:42:13 PM PDT 24 70586461 ps
T954 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_rw.323719786 Aug 18 06:41:47 PM PDT 24 Aug 18 06:41:49 PM PDT 24 165808926 ps
T955 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_bit_bash.86027126 Aug 18 06:41:49 PM PDT 24 Aug 18 06:41:58 PM PDT 24 695817948 ps
T956 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_errors.1998875460 Aug 18 06:41:27 PM PDT 24 Aug 18 06:41:30 PM PDT 24 353742019 ps
T957 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_rw.4278791110 Aug 18 06:41:30 PM PDT 24 Aug 18 06:41:32 PM PDT 24 87735907 ps
T958 /workspace/coverage/cover_reg_top/18.lc_ctrl_same_csr_outstanding.4003754526 Aug 18 06:42:13 PM PDT 24 Aug 18 06:42:14 PM PDT 24 19690842 ps
T189 /workspace/coverage/cover_reg_top/12.lc_ctrl_csr_rw.2452542261 Aug 18 06:42:16 PM PDT 24 Aug 18 06:42:17 PM PDT 24 12088492 ps
T132 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_intg_err.3459822818 Aug 18 06:42:13 PM PDT 24 Aug 18 06:42:16 PM PDT 24 313060371 ps
T959 /workspace/coverage/cover_reg_top/8.lc_ctrl_same_csr_outstanding.542434000 Aug 18 06:42:04 PM PDT 24 Aug 18 06:42:06 PM PDT 24 41246747 ps
T960 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_rw.3943316781 Aug 18 06:42:02 PM PDT 24 Aug 18 06:42:03 PM PDT 24 30902897 ps
T961 /workspace/coverage/cover_reg_top/15.lc_ctrl_same_csr_outstanding.542949062 Aug 18 06:42:13 PM PDT 24 Aug 18 06:42:14 PM PDT 24 75226096 ps
T962 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_bit_bash.3417407308 Aug 18 06:41:31 PM PDT 24 Aug 18 06:41:40 PM PDT 24 359844230 ps
T190 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_rw.1985060660 Aug 18 06:42:10 PM PDT 24 Aug 18 06:42:11 PM PDT 24 63432712 ps
T963 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3413900811 Aug 18 06:41:54 PM PDT 24 Aug 18 06:41:56 PM PDT 24 60150742 ps
T964 /workspace/coverage/cover_reg_top/17.lc_ctrl_same_csr_outstanding.1866139101 Aug 18 06:42:11 PM PDT 24 Aug 18 06:42:12 PM PDT 24 43942568 ps
T965 /workspace/coverage/cover_reg_top/1.lc_ctrl_same_csr_outstanding.3297212739 Aug 18 06:41:31 PM PDT 24 Aug 18 06:41:33 PM PDT 24 19043781 ps
T966 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_rw.3742657821 Aug 18 06:42:03 PM PDT 24 Aug 18 06:42:05 PM PDT 24 335258362 ps
T967 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_errors.1601423147 Aug 18 06:41:50 PM PDT 24 Aug 18 06:41:52 PM PDT 24 100865850 ps
T968 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_aliasing.2625190870 Aug 18 06:41:54 PM PDT 24 Aug 18 06:41:58 PM PDT 24 257500044 ps
T969 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_errors.3316418950 Aug 18 06:42:14 PM PDT 24 Aug 18 06:42:18 PM PDT 24 350447541 ps
T970 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_hw_reset.2251291423 Aug 18 06:41:31 PM PDT 24 Aug 18 06:41:35 PM PDT 24 695463118 ps
T971 /workspace/coverage/cover_reg_top/10.lc_ctrl_csr_rw.2082554688 Aug 18 06:42:02 PM PDT 24 Aug 18 06:42:02 PM PDT 24 34474090 ps
T972 /workspace/coverage/cover_reg_top/5.lc_ctrl_same_csr_outstanding.3152420244 Aug 18 06:41:56 PM PDT 24 Aug 18 06:41:57 PM PDT 24 18595164 ps
T973 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_aliasing.1015785854 Aug 18 06:41:58 PM PDT 24 Aug 18 06:42:09 PM PDT 24 2843888488 ps
T974 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_same_csr_outstanding.2049374208 Aug 18 06:41:36 PM PDT 24 Aug 18 06:41:37 PM PDT 24 94582195 ps
T975 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_rw.1464384501 Aug 18 06:41:44 PM PDT 24 Aug 18 06:41:45 PM PDT 24 154766454 ps
T976 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_alert_test.2888214197 Aug 18 06:42:04 PM PDT 24 Aug 18 06:42:05 PM PDT 24 53929012 ps
T977 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_errors.990771110 Aug 18 06:41:58 PM PDT 24 Aug 18 06:42:03 PM PDT 24 151792768 ps
T978 /workspace/coverage/cover_reg_top/2.lc_ctrl_same_csr_outstanding.3221539409 Aug 18 06:41:42 PM PDT 24 Aug 18 06:41:43 PM PDT 24 48407747 ps
T979 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_errors.1489159692 Aug 18 06:42:06 PM PDT 24 Aug 18 06:42:09 PM PDT 24 85181265 ps
T980 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_mem_rw_with_rand_reset.502813016 Aug 18 06:42:16 PM PDT 24 Aug 18 06:42:18 PM PDT 24 55833039 ps
T981 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_rw.587814831 Aug 18 06:42:10 PM PDT 24 Aug 18 06:42:11 PM PDT 24 21168462 ps
T982 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_aliasing.2855645125 Aug 18 06:41:29 PM PDT 24 Aug 18 06:41:31 PM PDT 24 24307720 ps
T983 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_bit_bash.2688660487 Aug 18 06:42:01 PM PDT 24 Aug 18 06:42:13 PM PDT 24 2014452377 ps
T984 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_rw.3344695414 Aug 18 06:41:58 PM PDT 24 Aug 18 06:41:59 PM PDT 24 13458835 ps
T985 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_mem_rw_with_rand_reset.1873665759 Aug 18 06:42:11 PM PDT 24 Aug 18 06:42:12 PM PDT 24 61155269 ps
T135 /workspace/coverage/cover_reg_top/4.lc_ctrl_tl_intg_err.338734391 Aug 18 06:41:58 PM PDT 24 Aug 18 06:42:02 PM PDT 24 1144783069 ps
T986 /workspace/coverage/cover_reg_top/12.lc_ctrl_csr_mem_rw_with_rand_reset.2069492607 Aug 18 06:42:12 PM PDT 24 Aug 18 06:42:13 PM PDT 24 62782139 ps
T987 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_mem_rw_with_rand_reset.1355415401 Aug 18 06:42:00 PM PDT 24 Aug 18 06:42:01 PM PDT 24 18593532 ps
T129 /workspace/coverage/cover_reg_top/1.lc_ctrl_tl_intg_err.3623963781 Aug 18 06:41:31 PM PDT 24 Aug 18 06:41:34 PM PDT 24 64082295 ps
T988 /workspace/coverage/cover_reg_top/12.lc_ctrl_tl_errors.1115699491 Aug 18 06:42:10 PM PDT 24 Aug 18 06:42:13 PM PDT 24 81718443 ps
T989 /workspace/coverage/cover_reg_top/4.lc_ctrl_same_csr_outstanding.899959977 Aug 18 06:41:55 PM PDT 24 Aug 18 06:41:56 PM PDT 24 192236011 ps
T990 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_alert_test.1105671903 Aug 18 06:41:55 PM PDT 24 Aug 18 06:41:57 PM PDT 24 866995826 ps
T991 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_mem_rw_with_rand_reset.3027555678 Aug 18 06:42:05 PM PDT 24 Aug 18 06:42:06 PM PDT 24 17198419 ps
T992 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_hw_reset.1342455753 Aug 18 06:41:49 PM PDT 24 Aug 18 06:41:50 PM PDT 24 23493514 ps
T993 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_hw_reset.3407632790 Aug 18 06:41:27 PM PDT 24 Aug 18 06:41:28 PM PDT 24 19082949 ps
T127 /workspace/coverage/cover_reg_top/6.lc_ctrl_tl_intg_err.3962684176 Aug 18 06:42:08 PM PDT 24 Aug 18 06:42:11 PM PDT 24 112400740 ps
T994 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_rw.4202192322 Aug 18 06:41:34 PM PDT 24 Aug 18 06:41:35 PM PDT 24 39160691 ps
T995 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_hw_reset.441947437 Aug 18 06:42:02 PM PDT 24 Aug 18 06:42:04 PM PDT 24 55725625 ps
T996 /workspace/coverage/cover_reg_top/9.lc_ctrl_same_csr_outstanding.3289140962 Aug 18 06:42:07 PM PDT 24 Aug 18 06:42:08 PM PDT 24 57755297 ps
T997 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_rw.1338841293 Aug 18 06:42:02 PM PDT 24 Aug 18 06:42:03 PM PDT 24 25468371 ps
T998 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3119263024 Aug 18 06:41:57 PM PDT 24 Aug 18 06:42:01 PM PDT 24 637994530 ps
T999 /workspace/coverage/cover_reg_top/4.lc_ctrl_tl_errors.985218413 Aug 18 06:42:08 PM PDT 24 Aug 18 06:42:10 PM PDT 24 31473086 ps
T1000 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_hw_reset.3104554838 Aug 18 06:42:01 PM PDT 24 Aug 18 06:42:03 PM PDT 24 110450271 ps
T1001 /workspace/coverage/cover_reg_top/3.lc_ctrl_same_csr_outstanding.789641862 Aug 18 06:41:50 PM PDT 24 Aug 18 06:41:51 PM PDT 24 49990636 ps
T1002 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_same_csr_outstanding.763904701 Aug 18 06:41:46 PM PDT 24 Aug 18 06:41:48 PM PDT 24 61305430 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%