Summary for Variable clk_byp_error_rsp_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for clk_byp_error_rsp_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
51328 |
1 |
|
|
T1 |
6 |
|
T2 |
281 |
|
T3 |
8 |
auto[1] |
1704 |
1 |
|
|
T2 |
9 |
|
T12 |
35 |
|
T13 |
6 |
Summary for Variable clk_byp_rsp_mubi_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for clk_byp_rsp_mubi_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
52215 |
1 |
|
|
T1 |
6 |
|
T2 |
290 |
|
T3 |
8 |
auto[1] |
817 |
1 |
|
|
T15 |
16 |
|
T60 |
12 |
|
T38 |
22 |
Summary for Variable count_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for count_backdoor_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
51140 |
1 |
|
|
T1 |
6 |
|
T2 |
273 |
|
T3 |
8 |
auto[1] |
1892 |
1 |
|
|
T2 |
17 |
|
T9 |
4 |
|
T12 |
26 |
Summary for Variable count_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for count_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
51107 |
1 |
|
|
T1 |
6 |
|
T2 |
260 |
|
T3 |
8 |
auto[1] |
1925 |
1 |
|
|
T2 |
30 |
|
T9 |
7 |
|
T12 |
23 |
Summary for Variable count_illegal_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for count_illegal_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
51178 |
1 |
|
|
T1 |
6 |
|
T2 |
267 |
|
T3 |
8 |
auto[1] |
1854 |
1 |
|
|
T2 |
23 |
|
T9 |
6 |
|
T12 |
27 |
Summary for Variable err_inj_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
2 |
0 |
2 |
100.00 |
User Defined Bins for err_inj_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
err_inj |
48202 |
1 |
|
|
T1 |
6 |
|
T2 |
266 |
|
T3 |
8 |
no_err_inj |
4830 |
1 |
|
|
T2 |
24 |
|
T8 |
1 |
|
T12 |
16 |
Summary for Variable flash_rma_error_rsp_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for flash_rma_error_rsp_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
51306 |
1 |
|
|
T1 |
6 |
|
T2 |
278 |
|
T3 |
8 |
auto[1] |
1726 |
1 |
|
|
T2 |
12 |
|
T12 |
35 |
|
T13 |
10 |
Summary for Variable flash_rma_rsp_mubi_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for flash_rma_rsp_mubi_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
52258 |
1 |
|
|
T1 |
6 |
|
T2 |
290 |
|
T3 |
8 |
auto[1] |
774 |
1 |
|
|
T15 |
18 |
|
T60 |
19 |
|
T38 |
14 |
Summary for Variable jtag_csr_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for jtag_csr_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
37301 |
1 |
|
|
T2 |
286 |
|
T3 |
8 |
|
T9 |
66 |
auto[1] |
15731 |
1 |
|
|
T1 |
6 |
|
T2 |
4 |
|
T8 |
1 |
Summary for Variable kmac_fsm_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for kmac_fsm_backdoor_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
51145 |
1 |
|
|
T1 |
6 |
|
T2 |
271 |
|
T3 |
8 |
auto[1] |
1887 |
1 |
|
|
T2 |
19 |
|
T9 |
8 |
|
T12 |
21 |
Summary for Variable lc_fsm_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for lc_fsm_backdoor_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
51159 |
1 |
|
|
T1 |
6 |
|
T2 |
266 |
|
T3 |
8 |
auto[1] |
1873 |
1 |
|
|
T2 |
24 |
|
T9 |
15 |
|
T12 |
29 |
Summary for Variable otp_lc_data_i_valid_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for otp_lc_data_i_valid_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
51102 |
1 |
|
|
T1 |
6 |
|
T2 |
273 |
|
T3 |
8 |
auto[1] |
1930 |
1 |
|
|
T2 |
17 |
|
T9 |
2 |
|
T12 |
28 |
Summary for Variable otp_partition_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for otp_partition_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
51381 |
1 |
|
|
T1 |
6 |
|
T2 |
286 |
|
T3 |
8 |
auto[1] |
1651 |
1 |
|
|
T2 |
4 |
|
T12 |
27 |
|
T13 |
8 |
Summary for Variable otp_prog_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for otp_prog_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
50495 |
1 |
|
|
T2 |
271 |
|
T8 |
1 |
|
T9 |
66 |
auto[1] |
2537 |
1 |
|
|
T1 |
6 |
|
T2 |
19 |
|
T3 |
8 |
Summary for Variable otp_rma_token_valid_mubi_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for otp_rma_token_valid_mubi_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
52282 |
1 |
|
|
T1 |
6 |
|
T2 |
290 |
|
T3 |
8 |
auto[1] |
750 |
1 |
|
|
T15 |
18 |
|
T60 |
11 |
|
T38 |
22 |
Summary for Variable otp_secrets_valid_mubi_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for otp_secrets_valid_mubi_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
52299 |
1 |
|
|
T1 |
6 |
|
T2 |
290 |
|
T3 |
8 |
auto[1] |
733 |
1 |
|
|
T15 |
22 |
|
T60 |
15 |
|
T38 |
19 |
Summary for Variable otp_test_tokens_valid_mubi_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for otp_test_tokens_valid_mubi_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
52324 |
1 |
|
|
T1 |
6 |
|
T2 |
290 |
|
T3 |
8 |
auto[1] |
708 |
1 |
|
|
T15 |
14 |
|
T60 |
12 |
|
T38 |
13 |
Summary for Variable post_trans_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for post_trans_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
50375 |
1 |
|
|
T1 |
6 |
|
T2 |
265 |
|
T3 |
8 |
auto[1] |
2657 |
1 |
|
|
T2 |
25 |
|
T12 |
11 |
|
T32 |
12 |
Summary for Variable security_escalation_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for security_escalation_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
49439 |
1 |
|
|
T1 |
6 |
|
T2 |
290 |
|
T3 |
8 |
auto[1] |
3593 |
1 |
|
|
T28 |
59 |
|
T44 |
59 |
|
T45 |
91 |
Summary for Variable state_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for state_backdoor_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
51145 |
1 |
|
|
T1 |
6 |
|
T2 |
277 |
|
T3 |
8 |
auto[1] |
1887 |
1 |
|
|
T2 |
13 |
|
T9 |
8 |
|
T12 |
27 |
Summary for Variable state_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for state_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
51151 |
1 |
|
|
T1 |
6 |
|
T2 |
269 |
|
T3 |
8 |
auto[1] |
1881 |
1 |
|
|
T2 |
21 |
|
T9 |
5 |
|
T12 |
27 |
Summary for Variable state_illegal_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for state_illegal_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
51107 |
1 |
|
|
T1 |
6 |
|
T2 |
264 |
|
T3 |
8 |
auto[1] |
1925 |
1 |
|
|
T2 |
26 |
|
T9 |
11 |
|
T12 |
29 |
Summary for Variable token_invalid_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for token_invalid_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
51338 |
1 |
|
|
T1 |
6 |
|
T2 |
286 |
|
T3 |
8 |
auto[1] |
1694 |
1 |
|
|
T2 |
4 |
|
T12 |
19 |
|
T13 |
7 |
Summary for Variable token_mismatch_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for token_mismatch_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
47621 |
1 |
|
|
T1 |
6 |
|
T2 |
286 |
|
T3 |
8 |
auto[1] |
5411 |
1 |
|
|
T2 |
4 |
|
T10 |
51 |
|
T12 |
23 |
Summary for Variable token_mux_ctrl_redun_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for token_mux_ctrl_redun_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
49215 |
1 |
|
|
T1 |
6 |
|
T2 |
290 |
|
T3 |
8 |
auto[1] |
3817 |
1 |
|
|
T14 |
95 |
|
T58 |
81 |
|
T59 |
96 |
Summary for Variable token_mux_digest_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
1 |
1 |
50.00 |
Automatically Generated Bins for token_mux_digest_err_cp
Uncovered bins
NAME | COUNT | AT LEAST | NUMBER | STATUS |
[auto[1]] |
0 |
1 |
1 |
|
Covered bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
53032 |
1 |
|
|
T1 |
6 |
|
T2 |
290 |
|
T3 |
8 |
Summary for Variable token_response_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for token_response_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
51243 |
1 |
|
|
T1 |
6 |
|
T2 |
284 |
|
T3 |
8 |
auto[1] |
1789 |
1 |
|
|
T2 |
6 |
|
T12 |
28 |
|
T13 |
9 |
Summary for Variable transition_count_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for transition_count_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
51304 |
1 |
|
|
T1 |
6 |
|
T2 |
282 |
|
T3 |
8 |
auto[1] |
1728 |
1 |
|
|
T2 |
8 |
|
T12 |
33 |
|
T13 |
8 |
Summary for Variable transition_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for transition_err_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
51316 |
1 |
|
|
T1 |
6 |
|
T2 |
280 |
|
T3 |
8 |
auto[1] |
1716 |
1 |
|
|
T2 |
10 |
|
T12 |
30 |
|
T13 |
7 |
Summary for Cross post_trans_err_inj_xp
Samples crossed: post_trans_err_cp err_inj_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for post_trans_err_inj_xp
Bins
post_trans_err_cp | err_inj_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
err_inj |
46865 |
1 |
|
|
T1 |
6 |
|
T2 |
252 |
|
T3 |
8 |
auto[0] |
no_err_inj |
3510 |
1 |
|
|
T2 |
13 |
|
T8 |
1 |
|
T12 |
9 |
auto[1] |
err_inj |
1337 |
1 |
|
|
T2 |
14 |
|
T12 |
4 |
|
T32 |
7 |
auto[1] |
no_err_inj |
1320 |
1 |
|
|
T2 |
11 |
|
T12 |
7 |
|
T32 |
5 |
Summary for Cross post_trans_state_err_xp
Samples crossed: post_trans_err_cp state_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for post_trans_state_err_xp
Bins
post_trans_err_cp | state_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
48640 |
1 |
|
|
T1 |
6 |
|
T2 |
247 |
|
T3 |
8 |
auto[0] |
auto[1] |
1735 |
1 |
|
|
T2 |
18 |
|
T9 |
5 |
|
T12 |
26 |
auto[1] |
auto[0] |
2511 |
1 |
|
|
T2 |
22 |
|
T12 |
10 |
|
T32 |
12 |
auto[1] |
auto[1] |
146 |
1 |
|
|
T2 |
3 |
|
T12 |
1 |
|
T55 |
1 |
Summary for Cross post_trans_lc_fsm_backdoor_err_xp
Samples crossed: post_trans_err_cp lc_fsm_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for post_trans_lc_fsm_backdoor_err_xp
Bins
post_trans_err_cp | lc_fsm_backdoor_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
48661 |
1 |
|
|
T1 |
6 |
|
T2 |
245 |
|
T3 |
8 |
auto[0] |
auto[1] |
1714 |
1 |
|
|
T2 |
20 |
|
T9 |
15 |
|
T12 |
29 |
auto[1] |
auto[0] |
2498 |
1 |
|
|
T2 |
21 |
|
T12 |
11 |
|
T32 |
12 |
auto[1] |
auto[1] |
159 |
1 |
|
|
T2 |
4 |
|
T29 |
4 |
|
T30 |
2 |
Summary for Cross post_trans_state_illegal_err_xp
Samples crossed: post_trans_err_cp state_illegal_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for post_trans_state_illegal_err_xp
Bins
post_trans_err_cp | state_illegal_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
48618 |
1 |
|
|
T1 |
6 |
|
T2 |
242 |
|
T3 |
8 |
auto[0] |
auto[1] |
1757 |
1 |
|
|
T2 |
23 |
|
T9 |
11 |
|
T12 |
29 |
auto[1] |
auto[0] |
2489 |
1 |
|
|
T2 |
22 |
|
T12 |
11 |
|
T32 |
11 |
auto[1] |
auto[1] |
168 |
1 |
|
|
T2 |
3 |
|
T32 |
1 |
|
T29 |
3 |
Summary for Cross post_trans_count_err_xp
Samples crossed: post_trans_err_cp count_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for post_trans_count_err_xp
Bins
post_trans_err_cp | count_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
48606 |
1 |
|
|
T1 |
6 |
|
T2 |
235 |
|
T3 |
8 |
auto[0] |
auto[1] |
1769 |
1 |
|
|
T2 |
30 |
|
T9 |
7 |
|
T12 |
23 |
auto[1] |
auto[0] |
2501 |
1 |
|
|
T2 |
25 |
|
T12 |
11 |
|
T32 |
10 |
auto[1] |
auto[1] |
156 |
1 |
|
|
T32 |
2 |
|
T29 |
6 |
|
T30 |
2 |
Summary for Cross post_trans_count_illegal_err_xp
Samples crossed: post_trans_err_cp count_illegal_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for post_trans_count_illegal_err_xp
Bins
post_trans_err_cp | count_illegal_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
48673 |
1 |
|
|
T1 |
6 |
|
T2 |
243 |
|
T3 |
8 |
auto[0] |
auto[1] |
1702 |
1 |
|
|
T2 |
22 |
|
T9 |
6 |
|
T12 |
27 |
auto[1] |
auto[0] |
2505 |
1 |
|
|
T2 |
24 |
|
T12 |
11 |
|
T32 |
10 |
auto[1] |
auto[1] |
152 |
1 |
|
|
T2 |
1 |
|
T32 |
2 |
|
T55 |
3 |
Summary for Cross post_trans_count_backdoor_err_xp
Samples crossed: post_trans_err_cp count_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for post_trans_count_backdoor_err_xp
Bins
post_trans_err_cp | count_backdoor_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
48629 |
1 |
|
|
T1 |
6 |
|
T2 |
250 |
|
T3 |
8 |
auto[0] |
auto[1] |
1746 |
1 |
|
|
T2 |
15 |
|
T9 |
4 |
|
T12 |
25 |
auto[1] |
auto[0] |
2511 |
1 |
|
|
T2 |
23 |
|
T12 |
10 |
|
T32 |
12 |
auto[1] |
auto[1] |
146 |
1 |
|
|
T2 |
2 |
|
T12 |
1 |
|
T55 |
1 |
Summary for Cross jtag_clk_byp_error_rsp_xp
Samples crossed: jtag_csr_cp clk_byp_error_rsp_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_clk_byp_error_rsp_xp
Bins
jtag_csr_cp | clk_byp_error_rsp_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
36281 |
1 |
|
|
T2 |
277 |
|
T3 |
8 |
|
T9 |
66 |
auto[0] |
auto[1] |
1020 |
1 |
|
|
T2 |
9 |
|
T12 |
25 |
|
T16 |
8 |
auto[1] |
auto[0] |
15047 |
1 |
|
|
T1 |
6 |
|
T2 |
4 |
|
T8 |
1 |
auto[1] |
auto[1] |
684 |
1 |
|
|
T12 |
10 |
|
T13 |
6 |
|
T55 |
7 |
Summary for Cross jtag_flash_rma_error_rsp_xp
Samples crossed: jtag_csr_cp flash_rma_error_rsp_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_flash_rma_error_rsp_xp
Bins
jtag_csr_cp | flash_rma_error_rsp_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
36277 |
1 |
|
|
T2 |
274 |
|
T3 |
8 |
|
T9 |
66 |
auto[0] |
auto[1] |
1024 |
1 |
|
|
T2 |
12 |
|
T12 |
21 |
|
T16 |
4 |
auto[1] |
auto[0] |
15029 |
1 |
|
|
T1 |
6 |
|
T2 |
4 |
|
T8 |
1 |
auto[1] |
auto[1] |
702 |
1 |
|
|
T12 |
14 |
|
T13 |
10 |
|
T55 |
7 |
Summary for Cross jtag_otp_prog_err_xp
Samples crossed: jtag_csr_cp otp_prog_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_otp_prog_err_xp
Bins
jtag_csr_cp | otp_prog_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
35812 |
1 |
|
|
T2 |
267 |
|
T9 |
66 |
|
T10 |
51 |
auto[0] |
auto[1] |
1489 |
1 |
|
|
T2 |
19 |
|
T3 |
8 |
|
T13 |
7 |
auto[1] |
auto[0] |
14683 |
1 |
|
|
T2 |
4 |
|
T8 |
1 |
|
T12 |
88 |
auto[1] |
auto[1] |
1048 |
1 |
|
|
T1 |
6 |
|
T12 |
15 |
|
T29 |
15 |
Summary for Cross jtag_otp_partition_err_xp
Samples crossed: jtag_csr_cp otp_partition_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_otp_partition_err_xp
Bins
jtag_csr_cp | otp_partition_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
36323 |
1 |
|
|
T2 |
282 |
|
T3 |
8 |
|
T9 |
66 |
auto[0] |
auto[1] |
978 |
1 |
|
|
T2 |
4 |
|
T12 |
19 |
|
T16 |
8 |
auto[1] |
auto[0] |
15058 |
1 |
|
|
T1 |
6 |
|
T2 |
4 |
|
T8 |
1 |
auto[1] |
auto[1] |
673 |
1 |
|
|
T12 |
8 |
|
T13 |
8 |
|
T55 |
12 |
Summary for Cross jtag_token_mismatch_err_xp
Samples crossed: jtag_csr_cp token_mismatch_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_token_mismatch_err_xp
Bins
jtag_csr_cp | token_mismatch_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
32615 |
1 |
|
|
T2 |
282 |
|
T3 |
8 |
|
T9 |
66 |
auto[0] |
auto[1] |
4686 |
1 |
|
|
T2 |
4 |
|
T10 |
51 |
|
T12 |
16 |
auto[1] |
auto[0] |
15006 |
1 |
|
|
T1 |
6 |
|
T2 |
4 |
|
T8 |
1 |
auto[1] |
auto[1] |
725 |
1 |
|
|
T12 |
7 |
|
T13 |
8 |
|
T55 |
12 |
Summary for Cross jtag_state_err_xp
Samples crossed: jtag_csr_cp state_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_state_err_xp
Bins
jtag_csr_cp | state_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
36153 |
1 |
|
|
T2 |
265 |
|
T3 |
8 |
|
T9 |
61 |
auto[0] |
auto[1] |
1148 |
1 |
|
|
T2 |
21 |
|
T9 |
5 |
|
T12 |
26 |
auto[1] |
auto[0] |
14998 |
1 |
|
|
T1 |
6 |
|
T2 |
4 |
|
T8 |
1 |
auto[1] |
auto[1] |
733 |
1 |
|
|
T12 |
1 |
|
T17 |
6 |
|
T29 |
11 |
Summary for Cross jtag_state_backdoor_err_xp
Samples crossed: jtag_csr_cp state_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_state_backdoor_err_xp
Bins
jtag_csr_cp | state_backdoor_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
36147 |
1 |
|
|
T2 |
273 |
|
T3 |
8 |
|
T9 |
58 |
auto[0] |
auto[1] |
1154 |
1 |
|
|
T2 |
13 |
|
T9 |
8 |
|
T12 |
27 |
auto[1] |
auto[0] |
14998 |
1 |
|
|
T1 |
6 |
|
T2 |
4 |
|
T8 |
1 |
auto[1] |
auto[1] |
733 |
1 |
|
|
T17 |
8 |
|
T29 |
7 |
|
T30 |
1 |
Summary for Cross jtag_lc_fsm_backdoor_err_xp
Samples crossed: jtag_csr_cp lc_fsm_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_lc_fsm_backdoor_err_xp
Bins
jtag_csr_cp | lc_fsm_backdoor_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
36184 |
1 |
|
|
T2 |
262 |
|
T3 |
8 |
|
T9 |
51 |
auto[0] |
auto[1] |
1117 |
1 |
|
|
T2 |
24 |
|
T9 |
15 |
|
T12 |
29 |
auto[1] |
auto[0] |
14975 |
1 |
|
|
T1 |
6 |
|
T2 |
4 |
|
T8 |
1 |
auto[1] |
auto[1] |
756 |
1 |
|
|
T17 |
12 |
|
T29 |
9 |
|
T30 |
2 |
Summary for Cross jtag_kmac_fsm_backdoor_err_xp
Samples crossed: jtag_csr_cp kmac_fsm_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_kmac_fsm_backdoor_err_xp
Bins
jtag_csr_cp | kmac_fsm_backdoor_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
36183 |
1 |
|
|
T2 |
267 |
|
T3 |
8 |
|
T9 |
58 |
auto[0] |
auto[1] |
1118 |
1 |
|
|
T2 |
19 |
|
T9 |
8 |
|
T12 |
19 |
auto[1] |
auto[0] |
14962 |
1 |
|
|
T1 |
6 |
|
T2 |
4 |
|
T8 |
1 |
auto[1] |
auto[1] |
769 |
1 |
|
|
T12 |
2 |
|
T17 |
8 |
|
T29 |
10 |
Summary for Cross jtag_count_err_xp
Samples crossed: jtag_csr_cp count_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_count_err_xp
Bins
jtag_csr_cp | count_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
36162 |
1 |
|
|
T2 |
256 |
|
T3 |
8 |
|
T9 |
59 |
auto[0] |
auto[1] |
1139 |
1 |
|
|
T2 |
30 |
|
T9 |
7 |
|
T12 |
23 |
auto[1] |
auto[0] |
14945 |
1 |
|
|
T1 |
6 |
|
T2 |
4 |
|
T8 |
1 |
auto[1] |
auto[1] |
786 |
1 |
|
|
T17 |
8 |
|
T29 |
10 |
|
T51 |
19 |
Summary for Cross jtag_count_backdoor_err_xp
Samples crossed: jtag_csr_cp count_backdoor_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_count_backdoor_err_xp
Bins
jtag_csr_cp | count_backdoor_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
36175 |
1 |
|
|
T2 |
269 |
|
T3 |
8 |
|
T9 |
62 |
auto[0] |
auto[1] |
1126 |
1 |
|
|
T2 |
17 |
|
T9 |
4 |
|
T12 |
25 |
auto[1] |
auto[0] |
14965 |
1 |
|
|
T1 |
6 |
|
T2 |
4 |
|
T8 |
1 |
auto[1] |
auto[1] |
766 |
1 |
|
|
T12 |
1 |
|
T17 |
19 |
|
T29 |
12 |
Summary for Cross jtag_transition_err_xp
Samples crossed: jtag_csr_cp transition_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_transition_err_xp
Bins
jtag_csr_cp | transition_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
36301 |
1 |
|
|
T2 |
276 |
|
T3 |
8 |
|
T9 |
66 |
auto[0] |
auto[1] |
1000 |
1 |
|
|
T2 |
10 |
|
T12 |
20 |
|
T16 |
11 |
auto[1] |
auto[0] |
15015 |
1 |
|
|
T1 |
6 |
|
T2 |
4 |
|
T8 |
1 |
auto[1] |
auto[1] |
716 |
1 |
|
|
T12 |
10 |
|
T13 |
7 |
|
T55 |
13 |
Summary for Cross jtag_transition_count_err_xp
Samples crossed: jtag_csr_cp transition_count_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_transition_count_err_xp
Bins
jtag_csr_cp | transition_count_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
36301 |
1 |
|
|
T2 |
278 |
|
T3 |
8 |
|
T9 |
66 |
auto[0] |
auto[1] |
1000 |
1 |
|
|
T2 |
8 |
|
T12 |
19 |
|
T16 |
8 |
auto[1] |
auto[0] |
15003 |
1 |
|
|
T1 |
6 |
|
T2 |
4 |
|
T8 |
1 |
auto[1] |
auto[1] |
728 |
1 |
|
|
T12 |
14 |
|
T13 |
8 |
|
T55 |
7 |
Summary for Cross jtag_post_trans_err_xp
Samples crossed: jtag_csr_cp post_trans_err_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for jtag_post_trans_err_xp
Bins
jtag_csr_cp | post_trans_err_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
35742 |
1 |
|
|
T2 |
261 |
|
T3 |
8 |
|
T9 |
66 |
auto[0] |
auto[1] |
1559 |
1 |
|
|
T2 |
25 |
|
T32 |
12 |
|
T55 |
13 |
auto[1] |
auto[0] |
14633 |
1 |
|
|
T1 |
6 |
|
T2 |
4 |
|
T8 |
1 |
auto[1] |
auto[1] |
1098 |
1 |
|
|
T12 |
11 |
|
T29 |
22 |
|
T30 |
12 |