T827 |
/workspace/coverage/default/8.lc_ctrl_sec_token_mux.288893376 |
|
|
Jul 25 05:40:33 PM PDT 24 |
Jul 25 05:40:44 PM PDT 24 |
2306382235 ps |
T37 |
/workspace/coverage/default/35.lc_ctrl_volatile_unlock_smoke.4280590232 |
|
|
Jul 25 05:43:34 PM PDT 24 |
Jul 25 05:43:35 PM PDT 24 |
45772436 ps |
T828 |
/workspace/coverage/default/32.lc_ctrl_state_failure.3378118487 |
|
|
Jul 25 05:43:21 PM PDT 24 |
Jul 25 05:43:57 PM PDT 24 |
2503340063 ps |
T107 |
/workspace/coverage/default/7.lc_ctrl_jtag_state_failure.4013807831 |
|
|
Jul 25 05:40:14 PM PDT 24 |
Jul 25 05:41:26 PM PDT 24 |
3246084326 ps |
T829 |
/workspace/coverage/default/38.lc_ctrl_sec_mubi.86860934 |
|
|
Jul 25 05:43:57 PM PDT 24 |
Jul 25 05:44:06 PM PDT 24 |
172444065 ps |
T830 |
/workspace/coverage/default/34.lc_ctrl_volatile_unlock_smoke.3186429270 |
|
|
Jul 25 05:43:33 PM PDT 24 |
Jul 25 05:43:34 PM PDT 24 |
22642903 ps |
T831 |
/workspace/coverage/default/20.lc_ctrl_errors.855514771 |
|
|
Jul 25 05:42:14 PM PDT 24 |
Jul 25 05:42:25 PM PDT 24 |
1223827710 ps |
T832 |
/workspace/coverage/default/9.lc_ctrl_prog_failure.1204867422 |
|
|
Jul 25 05:40:39 PM PDT 24 |
Jul 25 05:40:42 PM PDT 24 |
196070693 ps |
T833 |
/workspace/coverage/default/21.lc_ctrl_security_escalation.2755627840 |
|
|
Jul 25 05:42:21 PM PDT 24 |
Jul 25 05:42:37 PM PDT 24 |
1673521325 ps |
T834 |
/workspace/coverage/default/0.lc_ctrl_state_post_trans.1928290302 |
|
|
Jul 25 05:38:49 PM PDT 24 |
Jul 25 05:38:55 PM PDT 24 |
199019093 ps |
T835 |
/workspace/coverage/default/34.lc_ctrl_stress_all.2414327788 |
|
|
Jul 25 05:43:39 PM PDT 24 |
Jul 25 05:46:31 PM PDT 24 |
38793081908 ps |
T836 |
/workspace/coverage/default/31.lc_ctrl_security_escalation.1070918948 |
|
|
Jul 25 05:43:22 PM PDT 24 |
Jul 25 05:43:30 PM PDT 24 |
264946346 ps |
T837 |
/workspace/coverage/default/2.lc_ctrl_jtag_regwen_during_op.2580071927 |
|
|
Jul 25 05:39:19 PM PDT 24 |
Jul 25 05:39:37 PM PDT 24 |
4351799068 ps |
T838 |
/workspace/coverage/default/42.lc_ctrl_alert_test.2261302672 |
|
|
Jul 25 05:44:09 PM PDT 24 |
Jul 25 05:44:10 PM PDT 24 |
87122439 ps |
T839 |
/workspace/coverage/default/4.lc_ctrl_jtag_prog_failure.1317254851 |
|
|
Jul 25 05:39:49 PM PDT 24 |
Jul 25 05:39:56 PM PDT 24 |
224711889 ps |
T840 |
/workspace/coverage/default/35.lc_ctrl_prog_failure.877965692 |
|
|
Jul 25 05:43:32 PM PDT 24 |
Jul 25 05:43:35 PM PDT 24 |
90050529 ps |
T841 |
/workspace/coverage/default/32.lc_ctrl_stress_all.3409678460 |
|
|
Jul 25 05:43:25 PM PDT 24 |
Jul 25 05:47:14 PM PDT 24 |
14225980011 ps |
T842 |
/workspace/coverage/default/13.lc_ctrl_security_escalation.455218584 |
|
|
Jul 25 05:41:10 PM PDT 24 |
Jul 25 05:41:24 PM PDT 24 |
3968541930 ps |
T843 |
/workspace/coverage/default/11.lc_ctrl_jtag_errors.2900441232 |
|
|
Jul 25 05:41:03 PM PDT 24 |
Jul 25 05:41:33 PM PDT 24 |
913648159 ps |
T844 |
/workspace/coverage/default/11.lc_ctrl_jtag_state_post_trans.1311722228 |
|
|
Jul 25 05:41:01 PM PDT 24 |
Jul 25 05:41:19 PM PDT 24 |
1286616819 ps |
T845 |
/workspace/coverage/default/31.lc_ctrl_volatile_unlock_smoke.2365625509 |
|
|
Jul 25 05:43:15 PM PDT 24 |
Jul 25 05:43:16 PM PDT 24 |
50812020 ps |
T846 |
/workspace/coverage/default/46.lc_ctrl_volatile_unlock_smoke.2154651670 |
|
|
Jul 25 05:44:31 PM PDT 24 |
Jul 25 05:44:32 PM PDT 24 |
92225122 ps |
T847 |
/workspace/coverage/default/7.lc_ctrl_security_escalation.1783021682 |
|
|
Jul 25 05:40:13 PM PDT 24 |
Jul 25 05:40:24 PM PDT 24 |
365419024 ps |
T848 |
/workspace/coverage/default/12.lc_ctrl_alert_test.2668974266 |
|
|
Jul 25 05:41:15 PM PDT 24 |
Jul 25 05:41:16 PM PDT 24 |
99651721 ps |
T849 |
/workspace/coverage/default/45.lc_ctrl_state_failure.2746616888 |
|
|
Jul 25 05:44:31 PM PDT 24 |
Jul 25 05:44:53 PM PDT 24 |
381167906 ps |
T850 |
/workspace/coverage/default/13.lc_ctrl_prog_failure.2076599526 |
|
|
Jul 25 05:41:12 PM PDT 24 |
Jul 25 05:41:17 PM PDT 24 |
170391575 ps |
T851 |
/workspace/coverage/default/2.lc_ctrl_jtag_state_post_trans.2629783661 |
|
|
Jul 25 05:39:21 PM PDT 24 |
Jul 25 05:39:34 PM PDT 24 |
672616359 ps |
T852 |
/workspace/coverage/default/0.lc_ctrl_jtag_state_post_trans.2810568724 |
|
|
Jul 25 05:38:57 PM PDT 24 |
Jul 25 05:39:12 PM PDT 24 |
432204241 ps |
T853 |
/workspace/coverage/default/26.lc_ctrl_state_failure.3073489060 |
|
|
Jul 25 05:42:50 PM PDT 24 |
Jul 25 05:43:16 PM PDT 24 |
229555025 ps |
T223 |
/workspace/coverage/default/38.lc_ctrl_stress_all_with_rand_reset.2325356446 |
|
|
Jul 25 05:43:55 PM PDT 24 |
Jul 25 06:11:00 PM PDT 24 |
93593931983 ps |
T854 |
/workspace/coverage/default/1.lc_ctrl_state_post_trans.3329966007 |
|
|
Jul 25 05:38:57 PM PDT 24 |
Jul 25 05:39:06 PM PDT 24 |
225503419 ps |
T855 |
/workspace/coverage/default/16.lc_ctrl_sec_token_digest.544564445 |
|
|
Jul 25 05:41:43 PM PDT 24 |
Jul 25 05:41:54 PM PDT 24 |
388173439 ps |
T856 |
/workspace/coverage/default/48.lc_ctrl_sec_mubi.3535792492 |
|
|
Jul 25 05:44:51 PM PDT 24 |
Jul 25 05:45:04 PM PDT 24 |
748691056 ps |
T857 |
/workspace/coverage/default/9.lc_ctrl_regwen_during_op.2986427103 |
|
|
Jul 25 05:40:58 PM PDT 24 |
Jul 25 05:41:17 PM PDT 24 |
648869225 ps |
T858 |
/workspace/coverage/default/17.lc_ctrl_jtag_errors.432747053 |
|
|
Jul 25 05:41:54 PM PDT 24 |
Jul 25 05:43:23 PM PDT 24 |
3231818316 ps |
T859 |
/workspace/coverage/default/47.lc_ctrl_stress_all.4048520366 |
|
|
Jul 25 05:44:38 PM PDT 24 |
Jul 25 05:50:07 PM PDT 24 |
44432238492 ps |
T860 |
/workspace/coverage/default/15.lc_ctrl_errors.2048489715 |
|
|
Jul 25 05:41:34 PM PDT 24 |
Jul 25 05:41:46 PM PDT 24 |
221921100 ps |
T861 |
/workspace/coverage/default/20.lc_ctrl_prog_failure.2619986065 |
|
|
Jul 25 05:42:14 PM PDT 24 |
Jul 25 05:42:17 PM PDT 24 |
48750411 ps |
T862 |
/workspace/coverage/default/27.lc_ctrl_jtag_access.2694081046 |
|
|
Jul 25 05:42:54 PM PDT 24 |
Jul 25 05:43:15 PM PDT 24 |
1762709290 ps |
T863 |
/workspace/coverage/default/29.lc_ctrl_alert_test.3909366992 |
|
|
Jul 25 05:43:16 PM PDT 24 |
Jul 25 05:43:17 PM PDT 24 |
43825178 ps |
T864 |
/workspace/coverage/default/21.lc_ctrl_state_failure.3207076543 |
|
|
Jul 25 05:42:22 PM PDT 24 |
Jul 25 05:42:40 PM PDT 24 |
1022776568 ps |
T865 |
/workspace/coverage/default/25.lc_ctrl_state_post_trans.1366262607 |
|
|
Jul 25 05:42:41 PM PDT 24 |
Jul 25 05:42:47 PM PDT 24 |
138398824 ps |
T866 |
/workspace/coverage/default/27.lc_ctrl_prog_failure.2634460074 |
|
|
Jul 25 05:42:50 PM PDT 24 |
Jul 25 05:42:52 PM PDT 24 |
106859349 ps |
T867 |
/workspace/coverage/default/29.lc_ctrl_volatile_unlock_smoke.3841389193 |
|
|
Jul 25 05:43:03 PM PDT 24 |
Jul 25 05:43:04 PM PDT 24 |
13972720 ps |
T868 |
/workspace/coverage/default/45.lc_ctrl_stress_all.1224361427 |
|
|
Jul 25 05:44:30 PM PDT 24 |
Jul 25 05:45:28 PM PDT 24 |
5822469412 ps |
T869 |
/workspace/coverage/default/4.lc_ctrl_regwen_during_op.812064922 |
|
|
Jul 25 05:39:42 PM PDT 24 |
Jul 25 05:39:49 PM PDT 24 |
876266448 ps |
T870 |
/workspace/coverage/default/14.lc_ctrl_state_failure.3431262056 |
|
|
Jul 25 05:41:17 PM PDT 24 |
Jul 25 05:41:42 PM PDT 24 |
990641052 ps |
T871 |
/workspace/coverage/default/5.lc_ctrl_smoke.3322005249 |
|
|
Jul 25 05:39:49 PM PDT 24 |
Jul 25 05:39:51 PM PDT 24 |
239655717 ps |
T84 |
/workspace/coverage/default/0.lc_ctrl_stress_all.317733351 |
|
|
Jul 25 05:39:00 PM PDT 24 |
Jul 25 05:41:06 PM PDT 24 |
82213246729 ps |
T872 |
/workspace/coverage/default/2.lc_ctrl_state_failure.246941525 |
|
|
Jul 25 05:39:10 PM PDT 24 |
Jul 25 05:39:35 PM PDT 24 |
984742549 ps |
T873 |
/workspace/coverage/default/12.lc_ctrl_security_escalation.582046782 |
|
|
Jul 25 05:41:04 PM PDT 24 |
Jul 25 05:41:14 PM PDT 24 |
455009284 ps |
T874 |
/workspace/coverage/default/15.lc_ctrl_sec_token_mux.633953767 |
|
|
Jul 25 05:41:39 PM PDT 24 |
Jul 25 05:41:51 PM PDT 24 |
296386307 ps |
T875 |
/workspace/coverage/default/46.lc_ctrl_alert_test.3968714508 |
|
|
Jul 25 05:44:40 PM PDT 24 |
Jul 25 05:44:41 PM PDT 24 |
21039271 ps |
T876 |
/workspace/coverage/default/19.lc_ctrl_stress_all_with_rand_reset.1670951571 |
|
|
Jul 25 05:42:14 PM PDT 24 |
Jul 25 05:54:08 PM PDT 24 |
125651566791 ps |
T877 |
/workspace/coverage/default/33.lc_ctrl_prog_failure.3393885944 |
|
|
Jul 25 05:43:25 PM PDT 24 |
Jul 25 05:43:29 PM PDT 24 |
336829907 ps |
T166 |
/workspace/coverage/default/22.lc_ctrl_stress_all_with_rand_reset.38340109 |
|
|
Jul 25 05:42:31 PM PDT 24 |
Jul 25 06:07:51 PM PDT 24 |
390153342637 ps |
T185 |
/workspace/coverage/default/24.lc_ctrl_prog_failure.3887536364 |
|
|
Jul 25 05:42:44 PM PDT 24 |
Jul 25 05:42:47 PM PDT 24 |
121243942 ps |
T186 |
/workspace/coverage/default/43.lc_ctrl_security_escalation.306678493 |
|
|
Jul 25 05:44:21 PM PDT 24 |
Jul 25 05:44:33 PM PDT 24 |
364338154 ps |
T187 |
/workspace/coverage/default/8.lc_ctrl_jtag_prog_failure.2188443445 |
|
|
Jul 25 05:40:25 PM PDT 24 |
Jul 25 05:40:28 PM PDT 24 |
183950769 ps |
T188 |
/workspace/coverage/default/6.lc_ctrl_sec_token_mux.994930612 |
|
|
Jul 25 05:40:12 PM PDT 24 |
Jul 25 05:40:21 PM PDT 24 |
286607269 ps |
T189 |
/workspace/coverage/default/27.lc_ctrl_security_escalation.1966281012 |
|
|
Jul 25 05:42:50 PM PDT 24 |
Jul 25 05:42:57 PM PDT 24 |
1025315018 ps |
T190 |
/workspace/coverage/default/34.lc_ctrl_errors.78798394 |
|
|
Jul 25 05:43:33 PM PDT 24 |
Jul 25 05:43:48 PM PDT 24 |
2589104536 ps |
T191 |
/workspace/coverage/default/44.lc_ctrl_sec_token_digest.2876989520 |
|
|
Jul 25 05:44:21 PM PDT 24 |
Jul 25 05:44:31 PM PDT 24 |
253774631 ps |
T192 |
/workspace/coverage/default/35.lc_ctrl_sec_mubi.2033059225 |
|
|
Jul 25 05:43:41 PM PDT 24 |
Jul 25 05:43:52 PM PDT 24 |
201985513 ps |
T193 |
/workspace/coverage/default/33.lc_ctrl_state_failure.1468113348 |
|
|
Jul 25 05:43:20 PM PDT 24 |
Jul 25 05:43:52 PM PDT 24 |
945802998 ps |
T878 |
/workspace/coverage/default/49.lc_ctrl_state_post_trans.706381312 |
|
|
Jul 25 05:44:49 PM PDT 24 |
Jul 25 05:44:55 PM PDT 24 |
263335282 ps |
T879 |
/workspace/coverage/default/44.lc_ctrl_volatile_unlock_smoke.3243678577 |
|
|
Jul 25 05:44:23 PM PDT 24 |
Jul 25 05:44:25 PM PDT 24 |
43134829 ps |
T880 |
/workspace/coverage/default/48.lc_ctrl_smoke.481197566 |
|
|
Jul 25 05:44:36 PM PDT 24 |
Jul 25 05:44:40 PM PDT 24 |
169639810 ps |
T122 |
/workspace/coverage/cover_reg_top/3.lc_ctrl_same_csr_outstanding.2855521481 |
|
|
Jul 25 05:37:28 PM PDT 24 |
Jul 25 05:37:29 PM PDT 24 |
39829887 ps |
T123 |
/workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_aliasing.4164288849 |
|
|
Jul 25 05:37:21 PM PDT 24 |
Jul 25 05:37:31 PM PDT 24 |
950897195 ps |
T112 |
/workspace/coverage/cover_reg_top/7.lc_ctrl_tl_errors.785272033 |
|
|
Jul 25 05:38:03 PM PDT 24 |
Jul 25 05:38:06 PM PDT 24 |
204740275 ps |
T116 |
/workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_rw.1775741349 |
|
|
Jul 25 05:37:41 PM PDT 24 |
Jul 25 05:37:44 PM PDT 24 |
224925844 ps |
T140 |
/workspace/coverage/cover_reg_top/0.lc_ctrl_csr_hw_reset.2889651224 |
|
|
Jul 25 05:36:36 PM PDT 24 |
Jul 25 05:36:37 PM PDT 24 |
34569534 ps |
T143 |
/workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_alert_test.23041881 |
|
|
Jul 25 05:37:29 PM PDT 24 |
Jul 25 05:37:30 PM PDT 24 |
43993425 ps |
T144 |
/workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_bit_bash.3617727843 |
|
|
Jul 25 05:37:05 PM PDT 24 |
Jul 25 05:37:38 PM PDT 24 |
1370748890 ps |
T117 |
/workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_aliasing.2772809521 |
|
|
Jul 25 05:38:09 PM PDT 24 |
Jul 25 05:38:15 PM PDT 24 |
485328516 ps |
T141 |
/workspace/coverage/cover_reg_top/8.lc_ctrl_csr_rw.1447514709 |
|
|
Jul 25 05:38:09 PM PDT 24 |
Jul 25 05:38:10 PM PDT 24 |
15592639 ps |
T167 |
/workspace/coverage/cover_reg_top/12.lc_ctrl_csr_mem_rw_with_rand_reset.2890410728 |
|
|
Jul 25 05:38:23 PM PDT 24 |
Jul 25 05:38:24 PM PDT 24 |
100112693 ps |
T881 |
/workspace/coverage/cover_reg_top/5.lc_ctrl_csr_rw.2747675403 |
|
|
Jul 25 05:37:52 PM PDT 24 |
Jul 25 05:37:53 PM PDT 24 |
50563645 ps |
T882 |
/workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_alert_test.1725437375 |
|
|
Jul 25 05:36:51 PM PDT 24 |
Jul 25 05:36:52 PM PDT 24 |
52449751 ps |
T109 |
/workspace/coverage/cover_reg_top/14.lc_ctrl_tl_intg_err.3962261962 |
|
|
Jul 25 05:38:31 PM PDT 24 |
Jul 25 05:38:34 PM PDT 24 |
280281806 ps |
T883 |
/workspace/coverage/cover_reg_top/2.lc_ctrl_csr_rw.3806516151 |
|
|
Jul 25 05:37:12 PM PDT 24 |
Jul 25 05:37:13 PM PDT 24 |
21541657 ps |
T110 |
/workspace/coverage/cover_reg_top/19.lc_ctrl_csr_mem_rw_with_rand_reset.2472060540 |
|
|
Jul 25 05:38:47 PM PDT 24 |
Jul 25 05:38:49 PM PDT 24 |
108992689 ps |
T139 |
/workspace/coverage/cover_reg_top/17.lc_ctrl_same_csr_outstanding.893885433 |
|
|
Jul 25 05:38:42 PM PDT 24 |
Jul 25 05:38:44 PM PDT 24 |
39689645 ps |
T111 |
/workspace/coverage/cover_reg_top/18.lc_ctrl_tl_errors.3738537578 |
|
|
Jul 25 05:38:41 PM PDT 24 |
Jul 25 05:38:44 PM PDT 24 |
303210085 ps |
T113 |
/workspace/coverage/cover_reg_top/0.lc_ctrl_tl_intg_err.534426076 |
|
|
Jul 25 05:36:36 PM PDT 24 |
Jul 25 05:36:39 PM PDT 24 |
104215769 ps |
T142 |
/workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_aliasing.107497844 |
|
|
Jul 25 05:36:25 PM PDT 24 |
Jul 25 05:36:32 PM PDT 24 |
731991903 ps |
T218 |
/workspace/coverage/cover_reg_top/0.lc_ctrl_same_csr_outstanding.1297921863 |
|
|
Jul 25 05:36:44 PM PDT 24 |
Jul 25 05:36:45 PM PDT 24 |
21287397 ps |
T884 |
/workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_hw_reset.3880180171 |
|
|
Jul 25 05:37:42 PM PDT 24 |
Jul 25 05:37:44 PM PDT 24 |
296854848 ps |
T205 |
/workspace/coverage/cover_reg_top/3.lc_ctrl_csr_rw.1568723466 |
|
|
Jul 25 05:37:26 PM PDT 24 |
Jul 25 05:37:27 PM PDT 24 |
18358733 ps |
T114 |
/workspace/coverage/cover_reg_top/9.lc_ctrl_tl_intg_err.1942510277 |
|
|
Jul 25 05:38:19 PM PDT 24 |
Jul 25 05:38:22 PM PDT 24 |
48626400 ps |
T885 |
/workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_rw.4147972507 |
|
|
Jul 25 05:36:45 PM PDT 24 |
Jul 25 05:36:47 PM PDT 24 |
67340790 ps |
T219 |
/workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_same_csr_outstanding.1079527980 |
|
|
Jul 25 05:38:13 PM PDT 24 |
Jul 25 05:38:15 PM PDT 24 |
76828810 ps |
T220 |
/workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_same_csr_outstanding.1999497783 |
|
|
Jul 25 05:36:28 PM PDT 24 |
Jul 25 05:36:30 PM PDT 24 |
19977024 ps |
T886 |
/workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_rw.4251889680 |
|
|
Jul 25 05:37:54 PM PDT 24 |
Jul 25 05:37:57 PM PDT 24 |
76627063 ps |
T115 |
/workspace/coverage/cover_reg_top/9.lc_ctrl_tl_errors.3187363461 |
|
|
Jul 25 05:38:17 PM PDT 24 |
Jul 25 05:38:19 PM PDT 24 |
68784795 ps |
T150 |
/workspace/coverage/cover_reg_top/18.lc_ctrl_tl_intg_err.3871327898 |
|
|
Jul 25 05:38:43 PM PDT 24 |
Jul 25 05:38:46 PM PDT 24 |
60598970 ps |
T124 |
/workspace/coverage/cover_reg_top/11.lc_ctrl_tl_intg_err.1593146941 |
|
|
Jul 25 05:38:24 PM PDT 24 |
Jul 25 05:38:27 PM PDT 24 |
203812200 ps |
T132 |
/workspace/coverage/cover_reg_top/19.lc_ctrl_tl_intg_err.1778851933 |
|
|
Jul 25 05:38:48 PM PDT 24 |
Jul 25 05:38:51 PM PDT 24 |
182251694 ps |
T184 |
/workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1383872756 |
|
|
Jul 25 05:36:52 PM PDT 24 |
Jul 25 05:36:54 PM PDT 24 |
186211769 ps |
T887 |
/workspace/coverage/cover_reg_top/15.lc_ctrl_csr_mem_rw_with_rand_reset.927526897 |
|
|
Jul 25 05:38:41 PM PDT 24 |
Jul 25 05:38:43 PM PDT 24 |
38450784 ps |
T221 |
/workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_same_csr_outstanding.4242461572 |
|
|
Jul 25 05:37:56 PM PDT 24 |
Jul 25 05:37:57 PM PDT 24 |
53877482 ps |
T118 |
/workspace/coverage/cover_reg_top/16.lc_ctrl_csr_mem_rw_with_rand_reset.2702264442 |
|
|
Jul 25 05:38:39 PM PDT 24 |
Jul 25 05:38:41 PM PDT 24 |
27883243 ps |
T888 |
/workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_bit_bash.1972369381 |
|
|
Jul 25 05:37:39 PM PDT 24 |
Jul 25 05:37:55 PM PDT 24 |
693416619 ps |
T889 |
/workspace/coverage/cover_reg_top/6.lc_ctrl_csr_rw.215931974 |
|
|
Jul 25 05:37:58 PM PDT 24 |
Jul 25 05:37:59 PM PDT 24 |
42949930 ps |
T134 |
/workspace/coverage/cover_reg_top/0.lc_ctrl_tl_errors.113179730 |
|
|
Jul 25 05:36:28 PM PDT 24 |
Jul 25 05:36:31 PM PDT 24 |
29639992 ps |
T151 |
/workspace/coverage/cover_reg_top/10.lc_ctrl_csr_mem_rw_with_rand_reset.3078640839 |
|
|
Jul 25 05:38:25 PM PDT 24 |
Jul 25 05:38:26 PM PDT 24 |
72099985 ps |
T133 |
/workspace/coverage/cover_reg_top/6.lc_ctrl_tl_intg_err.2927432258 |
|
|
Jul 25 05:37:54 PM PDT 24 |
Jul 25 05:37:57 PM PDT 24 |
53280864 ps |
T152 |
/workspace/coverage/cover_reg_top/9.lc_ctrl_csr_mem_rw_with_rand_reset.3849832690 |
|
|
Jul 25 05:38:21 PM PDT 24 |
Jul 25 05:38:22 PM PDT 24 |
206777735 ps |
T138 |
/workspace/coverage/cover_reg_top/4.lc_ctrl_tl_intg_err.945969924 |
|
|
Jul 25 05:37:33 PM PDT 24 |
Jul 25 05:37:36 PM PDT 24 |
139692625 ps |
T890 |
/workspace/coverage/cover_reg_top/17.lc_ctrl_csr_mem_rw_with_rand_reset.2193469181 |
|
|
Jul 25 05:38:40 PM PDT 24 |
Jul 25 05:38:42 PM PDT 24 |
126178230 ps |
T222 |
/workspace/coverage/cover_reg_top/6.lc_ctrl_same_csr_outstanding.2779145690 |
|
|
Jul 25 05:37:58 PM PDT 24 |
Jul 25 05:37:59 PM PDT 24 |
79340774 ps |
T153 |
/workspace/coverage/cover_reg_top/1.lc_ctrl_csr_aliasing.303233826 |
|
|
Jul 25 05:37:00 PM PDT 24 |
Jul 25 05:37:02 PM PDT 24 |
41125230 ps |
T891 |
/workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_alert_test.184806 |
|
|
Jul 25 05:37:12 PM PDT 24 |
Jul 25 05:37:14 PM PDT 24 |
224894735 ps |
T892 |
/workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_rw.118047630 |
|
|
Jul 25 05:38:14 PM PDT 24 |
Jul 25 05:38:16 PM PDT 24 |
234119480 ps |
T154 |
/workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_same_csr_outstanding.3887459003 |
|
|
Jul 25 05:36:52 PM PDT 24 |
Jul 25 05:36:54 PM PDT 24 |
118330838 ps |
T893 |
/workspace/coverage/cover_reg_top/4.lc_ctrl_csr_hw_reset.3657190134 |
|
|
Jul 25 05:37:33 PM PDT 24 |
Jul 25 05:37:35 PM PDT 24 |
16978592 ps |
T894 |
/workspace/coverage/cover_reg_top/8.lc_ctrl_same_csr_outstanding.103465118 |
|
|
Jul 25 05:38:12 PM PDT 24 |
Jul 25 05:38:14 PM PDT 24 |
86960732 ps |
T895 |
/workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_hw_reset.693903367 |
|
|
Jul 25 05:37:48 PM PDT 24 |
Jul 25 05:37:51 PM PDT 24 |
80360979 ps |
T896 |
/workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_rw.64003194 |
|
|
Jul 25 05:38:14 PM PDT 24 |
Jul 25 05:38:16 PM PDT 24 |
818802642 ps |
T120 |
/workspace/coverage/cover_reg_top/2.lc_ctrl_csr_mem_rw_with_rand_reset.4149517624 |
|
|
Jul 25 05:37:20 PM PDT 24 |
Jul 25 05:37:22 PM PDT 24 |
83201388 ps |
T897 |
/workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_hw_reset.2276567754 |
|
|
Jul 25 05:37:27 PM PDT 24 |
Jul 25 05:37:30 PM PDT 24 |
481595738 ps |
T155 |
/workspace/coverage/cover_reg_top/4.lc_ctrl_same_csr_outstanding.3668550300 |
|
|
Jul 25 05:37:42 PM PDT 24 |
Jul 25 05:37:43 PM PDT 24 |
514520977 ps |
T121 |
/workspace/coverage/cover_reg_top/17.lc_ctrl_tl_errors.120193349 |
|
|
Jul 25 05:38:38 PM PDT 24 |
Jul 25 05:38:42 PM PDT 24 |
203579610 ps |
T129 |
/workspace/coverage/cover_reg_top/10.lc_ctrl_tl_intg_err.3289622441 |
|
|
Jul 25 05:38:20 PM PDT 24 |
Jul 25 05:38:21 PM PDT 24 |
68363048 ps |
T127 |
/workspace/coverage/cover_reg_top/5.lc_ctrl_tl_errors.404331235 |
|
|
Jul 25 05:37:49 PM PDT 24 |
Jul 25 05:37:52 PM PDT 24 |
185043937 ps |
T898 |
/workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_aliasing.3498437663 |
|
|
Jul 25 05:36:56 PM PDT 24 |
Jul 25 05:37:05 PM PDT 24 |
1877200728 ps |
T899 |
/workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_aliasing.1011579815 |
|
|
Jul 25 05:37:06 PM PDT 24 |
Jul 25 05:37:17 PM PDT 24 |
1473824760 ps |
T206 |
/workspace/coverage/cover_reg_top/3.lc_ctrl_csr_aliasing.1069082543 |
|
|
Jul 25 05:37:29 PM PDT 24 |
Jul 25 05:37:30 PM PDT 24 |
25895416 ps |
T900 |
/workspace/coverage/cover_reg_top/8.lc_ctrl_csr_mem_rw_with_rand_reset.3543977014 |
|
|
Jul 25 05:38:19 PM PDT 24 |
Jul 25 05:38:20 PM PDT 24 |
32799615 ps |
T901 |
/workspace/coverage/cover_reg_top/1.lc_ctrl_csr_bit_bash.2543283406 |
|
|
Jul 25 05:37:02 PM PDT 24 |
Jul 25 05:37:05 PM PDT 24 |
61667933 ps |
T902 |
/workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_bit_bash.1987175051 |
|
|
Jul 25 05:36:52 PM PDT 24 |
Jul 25 05:37:02 PM PDT 24 |
3457282281 ps |
T903 |
/workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_same_csr_outstanding.1473702319 |
|
|
Jul 25 05:38:12 PM PDT 24 |
Jul 25 05:38:14 PM PDT 24 |
214663071 ps |
T904 |
/workspace/coverage/cover_reg_top/10.lc_ctrl_csr_rw.3145219560 |
|
|
Jul 25 05:38:20 PM PDT 24 |
Jul 25 05:38:21 PM PDT 24 |
22864335 ps |
T905 |
/workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_bit_bash.1658787543 |
|
|
Jul 25 05:38:07 PM PDT 24 |
Jul 25 05:38:23 PM PDT 24 |
2495498574 ps |
T906 |
/workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_bit_bash.1893856929 |
|
|
Jul 25 05:37:48 PM PDT 24 |
Jul 25 05:37:55 PM PDT 24 |
1322380589 ps |
T907 |
/workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3614766507 |
|
|
Jul 25 05:38:13 PM PDT 24 |
Jul 25 05:38:17 PM PDT 24 |
442566999 ps |
T908 |
/workspace/coverage/cover_reg_top/7.lc_ctrl_csr_rw.217965122 |
|
|
Jul 25 05:38:06 PM PDT 24 |
Jul 25 05:38:07 PM PDT 24 |
12935920 ps |
T207 |
/workspace/coverage/cover_reg_top/0.lc_ctrl_csr_rw.3119036189 |
|
|
Jul 25 05:36:35 PM PDT 24 |
Jul 25 05:36:36 PM PDT 24 |
15670777 ps |
T909 |
/workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_hw_reset.3321330919 |
|
|
Jul 25 05:37:20 PM PDT 24 |
Jul 25 05:37:22 PM PDT 24 |
651443328 ps |
T119 |
/workspace/coverage/cover_reg_top/5.lc_ctrl_tl_intg_err.2180515341 |
|
|
Jul 25 05:37:49 PM PDT 24 |
Jul 25 05:37:52 PM PDT 24 |
107702347 ps |
T910 |
/workspace/coverage/cover_reg_top/11.lc_ctrl_csr_rw.606717952 |
|
|
Jul 25 05:38:22 PM PDT 24 |
Jul 25 05:38:23 PM PDT 24 |
41865997 ps |
T130 |
/workspace/coverage/cover_reg_top/17.lc_ctrl_tl_intg_err.1380331045 |
|
|
Jul 25 05:38:40 PM PDT 24 |
Jul 25 05:38:42 PM PDT 24 |
57676945 ps |
T911 |
/workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_hw_reset.3591303593 |
|
|
Jul 25 05:38:10 PM PDT 24 |
Jul 25 05:38:13 PM PDT 24 |
527657668 ps |
T912 |
/workspace/coverage/cover_reg_top/1.lc_ctrl_csr_rw.1681481056 |
|
|
Jul 25 05:37:00 PM PDT 24 |
Jul 25 05:37:01 PM PDT 24 |
13800188 ps |
T913 |
/workspace/coverage/cover_reg_top/14.lc_ctrl_same_csr_outstanding.1787470636 |
|
|
Jul 25 05:38:30 PM PDT 24 |
Jul 25 05:38:31 PM PDT 24 |
17518530 ps |
T914 |
/workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_bit_bash.1255361330 |
|
|
Jul 25 05:38:14 PM PDT 24 |
Jul 25 05:38:27 PM PDT 24 |
9203367612 ps |
T915 |
/workspace/coverage/cover_reg_top/10.lc_ctrl_same_csr_outstanding.682044148 |
|
|
Jul 25 05:38:14 PM PDT 24 |
Jul 25 05:38:17 PM PDT 24 |
46477750 ps |
T916 |
/workspace/coverage/cover_reg_top/1.lc_ctrl_csr_hw_reset.2146403587 |
|
|
Jul 25 05:36:59 PM PDT 24 |
Jul 25 05:37:00 PM PDT 24 |
21893263 ps |
T917 |
/workspace/coverage/cover_reg_top/4.lc_ctrl_csr_mem_rw_with_rand_reset.2611523053 |
|
|
Jul 25 05:37:42 PM PDT 24 |
Jul 25 05:37:43 PM PDT 24 |
41530970 ps |
T214 |
/workspace/coverage/cover_reg_top/2.lc_ctrl_csr_bit_bash.1633766689 |
|
|
Jul 25 05:37:15 PM PDT 24 |
Jul 25 05:37:18 PM PDT 24 |
719479430 ps |
T208 |
/workspace/coverage/cover_reg_top/9.lc_ctrl_csr_rw.4035279445 |
|
|
Jul 25 05:38:16 PM PDT 24 |
Jul 25 05:38:17 PM PDT 24 |
12498038 ps |
T918 |
/workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_alert_test.3935406404 |
|
|
Jul 25 05:38:02 PM PDT 24 |
Jul 25 05:38:04 PM PDT 24 |
97348605 ps |
T919 |
/workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_bit_bash.2054152274 |
|
|
Jul 25 05:37:21 PM PDT 24 |
Jul 25 05:37:28 PM PDT 24 |
2698576584 ps |
T920 |
/workspace/coverage/cover_reg_top/13.lc_ctrl_csr_mem_rw_with_rand_reset.3521708751 |
|
|
Jul 25 05:38:33 PM PDT 24 |
Jul 25 05:38:34 PM PDT 24 |
78648196 ps |
T921 |
/workspace/coverage/cover_reg_top/16.lc_ctrl_tl_intg_err.3483040684 |
|
|
Jul 25 05:38:41 PM PDT 24 |
Jul 25 05:38:44 PM PDT 24 |
107749157 ps |
T922 |
/workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_aliasing.1123075611 |
|
|
Jul 25 05:38:14 PM PDT 24 |
Jul 25 05:38:19 PM PDT 24 |
270234654 ps |
T923 |
/workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_rw.1040241135 |
|
|
Jul 25 05:37:53 PM PDT 24 |
Jul 25 05:37:56 PM PDT 24 |
81994911 ps |
T924 |
/workspace/coverage/cover_reg_top/11.lc_ctrl_tl_errors.1090059125 |
|
|
Jul 25 05:38:24 PM PDT 24 |
Jul 25 05:38:28 PM PDT 24 |
296498424 ps |
T925 |
/workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_hw_reset.616392338 |
|
|
Jul 25 05:36:45 PM PDT 24 |
Jul 25 05:36:47 PM PDT 24 |
200721141 ps |
T926 |
/workspace/coverage/cover_reg_top/9.lc_ctrl_same_csr_outstanding.563114851 |
|
|
Jul 25 05:38:16 PM PDT 24 |
Jul 25 05:38:17 PM PDT 24 |
44112870 ps |
T125 |
/workspace/coverage/cover_reg_top/12.lc_ctrl_tl_intg_err.2468130740 |
|
|
Jul 25 05:38:21 PM PDT 24 |
Jul 25 05:38:24 PM PDT 24 |
139354383 ps |
T927 |
/workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2109701956 |
|
|
Jul 25 05:37:24 PM PDT 24 |
Jul 25 05:37:26 PM PDT 24 |
89737772 ps |
T928 |
/workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_alert_test.2176178550 |
|
|
Jul 25 05:37:46 PM PDT 24 |
Jul 25 05:37:47 PM PDT 24 |
94381631 ps |
T929 |
/workspace/coverage/cover_reg_top/15.lc_ctrl_same_csr_outstanding.2339676940 |
|
|
Jul 25 05:38:40 PM PDT 24 |
Jul 25 05:38:42 PM PDT 24 |
93615567 ps |
T209 |
/workspace/coverage/cover_reg_top/14.lc_ctrl_csr_rw.1484538258 |
|
|
Jul 25 05:38:32 PM PDT 24 |
Jul 25 05:38:33 PM PDT 24 |
31823246 ps |
T930 |
/workspace/coverage/cover_reg_top/18.lc_ctrl_csr_mem_rw_with_rand_reset.1318161735 |
|
|
Jul 25 05:38:48 PM PDT 24 |
Jul 25 05:38:49 PM PDT 24 |
39172809 ps |
T931 |
/workspace/coverage/cover_reg_top/8.lc_ctrl_tl_errors.545548564 |
|
|
Jul 25 05:38:15 PM PDT 24 |
Jul 25 05:38:17 PM PDT 24 |
69474577 ps |
T135 |
/workspace/coverage/cover_reg_top/8.lc_ctrl_tl_intg_err.40939627 |
|
|
Jul 25 05:38:09 PM PDT 24 |
Jul 25 05:38:12 PM PDT 24 |
471991514 ps |
T210 |
/workspace/coverage/cover_reg_top/2.lc_ctrl_csr_aliasing.167640454 |
|
|
Jul 25 05:37:12 PM PDT 24 |
Jul 25 05:37:14 PM PDT 24 |
14457791 ps |
T932 |
/workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_rw.1684698882 |
|
|
Jul 25 05:37:34 PM PDT 24 |
Jul 25 05:37:38 PM PDT 24 |
355971959 ps |
T933 |
/workspace/coverage/cover_reg_top/12.lc_ctrl_tl_errors.2335571738 |
|
|
Jul 25 05:38:27 PM PDT 24 |
Jul 25 05:38:30 PM PDT 24 |
44412229 ps |
T934 |
/workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_aliasing.1734380208 |
|
|
Jul 25 05:37:34 PM PDT 24 |
Jul 25 05:37:38 PM PDT 24 |
267436453 ps |
T935 |
/workspace/coverage/cover_reg_top/12.lc_ctrl_same_csr_outstanding.3869120523 |
|
|
Jul 25 05:38:23 PM PDT 24 |
Jul 25 05:38:24 PM PDT 24 |
20414599 ps |
T936 |
/workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_same_csr_outstanding.615364700 |
|
|
Jul 25 05:37:27 PM PDT 24 |
Jul 25 05:37:29 PM PDT 24 |
101584789 ps |
T937 |
/workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_bit_bash.3743376938 |
|
|
Jul 25 05:37:41 PM PDT 24 |
Jul 25 05:37:50 PM PDT 24 |
2346581665 ps |
T938 |
/workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_alert_test.3383460010 |
|
|
Jul 25 05:37:38 PM PDT 24 |
Jul 25 05:37:39 PM PDT 24 |
39648367 ps |
T939 |
/workspace/coverage/cover_reg_top/0.lc_ctrl_csr_aliasing.3246456389 |
|
|
Jul 25 05:36:43 PM PDT 24 |
Jul 25 05:36:44 PM PDT 24 |
54441702 ps |
T940 |
/workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1463377116 |
|
|
Jul 25 05:36:30 PM PDT 24 |
Jul 25 05:36:34 PM PDT 24 |
209130915 ps |
T211 |
/workspace/coverage/cover_reg_top/2.lc_ctrl_csr_hw_reset.1052088230 |
|
|
Jul 25 05:37:15 PM PDT 24 |
Jul 25 05:37:17 PM PDT 24 |
16913345 ps |
T941 |
/workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_rw.2013440631 |
|
|
Jul 25 05:36:19 PM PDT 24 |
Jul 25 05:36:21 PM PDT 24 |
82264168 ps |
T942 |
/workspace/coverage/cover_reg_top/18.lc_ctrl_same_csr_outstanding.870564643 |
|
|
Jul 25 05:38:50 PM PDT 24 |
Jul 25 05:38:51 PM PDT 24 |
50964720 ps |
T943 |
/workspace/coverage/cover_reg_top/13.lc_ctrl_same_csr_outstanding.1612556459 |
|
|
Jul 25 05:38:30 PM PDT 24 |
Jul 25 05:38:32 PM PDT 24 |
35638815 ps |
T944 |
/workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2209395136 |
|
|
Jul 25 05:37:12 PM PDT 24 |
Jul 25 05:37:14 PM PDT 24 |
66246958 ps |
T945 |
/workspace/coverage/cover_reg_top/5.lc_ctrl_same_csr_outstanding.4096616291 |
|
|
Jul 25 05:37:46 PM PDT 24 |
Jul 25 05:37:48 PM PDT 24 |
47116988 ps |
T126 |
/workspace/coverage/cover_reg_top/7.lc_ctrl_tl_intg_err.3902586943 |
|
|
Jul 25 05:38:04 PM PDT 24 |
Jul 25 05:38:07 PM PDT 24 |
457779137 ps |
T946 |
/workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_aliasing.1176638548 |
|
|
Jul 25 05:37:59 PM PDT 24 |
Jul 25 05:38:04 PM PDT 24 |
188976009 ps |
T947 |
/workspace/coverage/cover_reg_top/2.lc_ctrl_tl_errors.831392499 |
|
|
Jul 25 05:37:15 PM PDT 24 |
Jul 25 05:37:19 PM PDT 24 |
193596879 ps |
T948 |
/workspace/coverage/cover_reg_top/11.lc_ctrl_csr_mem_rw_with_rand_reset.3587884205 |
|
|
Jul 25 05:38:22 PM PDT 24 |
Jul 25 05:38:23 PM PDT 24 |
22804608 ps |
T212 |
/workspace/coverage/cover_reg_top/16.lc_ctrl_csr_rw.4185914765 |
|
|
Jul 25 05:38:41 PM PDT 24 |
Jul 25 05:38:42 PM PDT 24 |
20092087 ps |
T949 |
/workspace/coverage/cover_reg_top/5.lc_ctrl_csr_mem_rw_with_rand_reset.501493315 |
|
|
Jul 25 05:37:49 PM PDT 24 |
Jul 25 05:37:50 PM PDT 24 |
35143512 ps |
T950 |
/workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_hw_reset.401040401 |
|
|
Jul 25 05:36:22 PM PDT 24 |
Jul 25 05:36:24 PM PDT 24 |
1796082378 ps |
T951 |
/workspace/coverage/cover_reg_top/15.lc_ctrl_csr_rw.3591370943 |
|
|
Jul 25 05:38:41 PM PDT 24 |
Jul 25 05:38:42 PM PDT 24 |
39822983 ps |
T952 |
/workspace/coverage/cover_reg_top/7.lc_ctrl_csr_mem_rw_with_rand_reset.3320919380 |
|
|
Jul 25 05:38:09 PM PDT 24 |
Jul 25 05:38:11 PM PDT 24 |
27452307 ps |
T953 |
/workspace/coverage/cover_reg_top/2.lc_ctrl_same_csr_outstanding.1178016276 |
|
|
Jul 25 05:37:11 PM PDT 24 |
Jul 25 05:37:12 PM PDT 24 |
31019272 ps |
T213 |
/workspace/coverage/cover_reg_top/18.lc_ctrl_csr_rw.1626911722 |
|
|
Jul 25 05:38:50 PM PDT 24 |
Jul 25 05:38:51 PM PDT 24 |
62539216 ps |
T954 |
/workspace/coverage/cover_reg_top/0.lc_ctrl_csr_mem_rw_with_rand_reset.1649157573 |
|
|
Jul 25 05:36:42 PM PDT 24 |
Jul 25 05:36:44 PM PDT 24 |
45211298 ps |
T131 |
/workspace/coverage/cover_reg_top/1.lc_ctrl_tl_intg_err.587821602 |
|
|
Jul 25 05:37:03 PM PDT 24 |
Jul 25 05:37:08 PM PDT 24 |
194035489 ps |
T955 |
/workspace/coverage/cover_reg_top/19.lc_ctrl_same_csr_outstanding.2236773759 |
|
|
Jul 25 05:38:50 PM PDT 24 |
Jul 25 05:38:52 PM PDT 24 |
34222366 ps |
T956 |
/workspace/coverage/cover_reg_top/1.lc_ctrl_csr_mem_rw_with_rand_reset.3628988280 |
|
|
Jul 25 05:37:07 PM PDT 24 |
Jul 25 05:37:09 PM PDT 24 |
20874566 ps |
T957 |
/workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_hw_reset.3041299213 |
|
|
Jul 25 05:37:57 PM PDT 24 |
Jul 25 05:37:59 PM PDT 24 |
123198485 ps |
T958 |
/workspace/coverage/cover_reg_top/14.lc_ctrl_csr_mem_rw_with_rand_reset.732579842 |
|
|
Jul 25 05:38:31 PM PDT 24 |
Jul 25 05:38:32 PM PDT 24 |
38823328 ps |
T959 |
/workspace/coverage/cover_reg_top/15.lc_ctrl_tl_errors.2219143733 |
|
|
Jul 25 05:38:32 PM PDT 24 |
Jul 25 05:38:36 PM PDT 24 |
48990818 ps |
T960 |
/workspace/coverage/cover_reg_top/13.lc_ctrl_tl_errors.3910315858 |
|
|
Jul 25 05:38:31 PM PDT 24 |
Jul 25 05:38:34 PM PDT 24 |
125466952 ps |
T961 |
/workspace/coverage/cover_reg_top/13.lc_ctrl_tl_intg_err.212820246 |
|
|
Jul 25 05:38:31 PM PDT 24 |
Jul 25 05:38:34 PM PDT 24 |
147063423 ps |
T962 |
/workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_rw.4072692266 |
|
|
Jul 25 05:37:08 PM PDT 24 |
Jul 25 05:37:10 PM PDT 24 |
1079203811 ps |
T963 |
/workspace/coverage/cover_reg_top/3.lc_ctrl_tl_errors.837586224 |
|
|
Jul 25 05:37:26 PM PDT 24 |
Jul 25 05:37:28 PM PDT 24 |
53893475 ps |
T964 |
/workspace/coverage/cover_reg_top/0.lc_ctrl_csr_bit_bash.1172731627 |
|
|
Jul 25 05:36:43 PM PDT 24 |
Jul 25 05:36:45 PM PDT 24 |
183378974 ps |
T965 |
/workspace/coverage/cover_reg_top/17.lc_ctrl_csr_rw.3359083819 |
|
|
Jul 25 05:38:40 PM PDT 24 |
Jul 25 05:38:41 PM PDT 24 |
39041748 ps |
T966 |
/workspace/coverage/cover_reg_top/1.lc_ctrl_same_csr_outstanding.1518821816 |
|
|
Jul 25 05:37:06 PM PDT 24 |
Jul 25 05:37:08 PM PDT 24 |
18554345 ps |
T967 |
/workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_alert_test.2223260277 |
|
|
Jul 25 05:38:16 PM PDT 24 |
Jul 25 05:38:17 PM PDT 24 |
230262058 ps |
T968 |
/workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_hw_reset.2753322466 |
|
|
Jul 25 05:38:13 PM PDT 24 |
Jul 25 05:38:15 PM PDT 24 |
273922581 ps |
T969 |
/workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_alert_test.1519174392 |
|
|
Jul 25 05:38:01 PM PDT 24 |
Jul 25 05:38:02 PM PDT 24 |
1363053783 ps |
T128 |
/workspace/coverage/cover_reg_top/15.lc_ctrl_tl_intg_err.910078353 |
|
|
Jul 25 05:38:30 PM PDT 24 |
Jul 25 05:38:33 PM PDT 24 |
125434233 ps |
T970 |
/workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_bit_bash.3336156210 |
|
|
Jul 25 05:36:19 PM PDT 24 |
Jul 25 05:36:28 PM PDT 24 |
349308928 ps |
T215 |
/workspace/coverage/cover_reg_top/3.lc_ctrl_csr_hw_reset.3038463636 |
|
|
Jul 25 05:37:26 PM PDT 24 |
Jul 25 05:37:28 PM PDT 24 |
15366257 ps |
T971 |
/workspace/coverage/cover_reg_top/13.lc_ctrl_csr_rw.2311527643 |
|
|
Jul 25 05:38:32 PM PDT 24 |
Jul 25 05:38:33 PM PDT 24 |
17832477 ps |
T972 |
/workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.9417357 |
|
|
Jul 25 05:38:02 PM PDT 24 |
Jul 25 05:38:05 PM PDT 24 |
397612455 ps |
T973 |
/workspace/coverage/cover_reg_top/16.lc_ctrl_tl_errors.529939807 |
|
|
Jul 25 05:38:40 PM PDT 24 |
Jul 25 05:38:44 PM PDT 24 |
111329909 ps |
T974 |
/workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2204290972 |
|
|
Jul 25 05:37:33 PM PDT 24 |
Jul 25 05:37:36 PM PDT 24 |
260362503 ps |
T975 |
/workspace/coverage/cover_reg_top/6.lc_ctrl_tl_errors.1413750073 |
|
|
Jul 25 05:37:55 PM PDT 24 |
Jul 25 05:38:00 PM PDT 24 |
152330247 ps |
T976 |
/workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_alert_test.2433540942 |
|
|
Jul 25 05:38:13 PM PDT 24 |
Jul 25 05:38:15 PM PDT 24 |
155275861 ps |
T977 |
/workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.607234942 |
|
|
Jul 25 05:38:10 PM PDT 24 |
Jul 25 05:38:12 PM PDT 24 |
113931968 ps |
T978 |
/workspace/coverage/cover_reg_top/11.lc_ctrl_same_csr_outstanding.66727867 |
|
|
Jul 25 05:38:27 PM PDT 24 |
Jul 25 05:38:28 PM PDT 24 |
32345823 ps |
T979 |
/workspace/coverage/cover_reg_top/3.lc_ctrl_csr_mem_rw_with_rand_reset.3226317891 |
|
|
Jul 25 05:37:27 PM PDT 24 |
Jul 25 05:37:28 PM PDT 24 |
16873110 ps |
T980 |
/workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_same_csr_outstanding.4163877490 |
|
|
Jul 25 05:37:06 PM PDT 24 |
Jul 25 05:37:08 PM PDT 24 |
22886808 ps |
T216 |
/workspace/coverage/cover_reg_top/19.lc_ctrl_csr_rw.768512032 |
|
|
Jul 25 05:38:51 PM PDT 24 |
Jul 25 05:38:52 PM PDT 24 |
17505043 ps |
T981 |
/workspace/coverage/cover_reg_top/4.lc_ctrl_csr_rw.3809184981 |
|
|
Jul 25 05:37:32 PM PDT 24 |
Jul 25 05:37:32 PM PDT 24 |
82681821 ps |
T982 |
/workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.441040103 |
|
|
Jul 25 05:37:58 PM PDT 24 |
Jul 25 05:38:03 PM PDT 24 |
164809295 ps |
T983 |
/workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_rw.3010808486 |
|
|
Jul 25 05:37:21 PM PDT 24 |
Jul 25 05:37:24 PM PDT 24 |
149262086 ps |
T984 |
/workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_same_csr_outstanding.3888839558 |
|
|
Jul 25 05:37:37 PM PDT 24 |
Jul 25 05:37:38 PM PDT 24 |
53310080 ps |
T985 |
/workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2902338748 |
|
|
Jul 25 05:37:48 PM PDT 24 |
Jul 25 05:37:52 PM PDT 24 |
2042318224 ps |
T986 |
/workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_aliasing.3532464228 |
|
|
Jul 25 05:37:40 PM PDT 24 |
Jul 25 05:37:45 PM PDT 24 |
194337477 ps |
T217 |
/workspace/coverage/cover_reg_top/12.lc_ctrl_csr_rw.714378804 |
|
|
Jul 25 05:38:21 PM PDT 24 |
Jul 25 05:38:22 PM PDT 24 |
34972672 ps |
T987 |
/workspace/coverage/cover_reg_top/10.lc_ctrl_tl_errors.1055561431 |
|
|
Jul 25 05:38:14 PM PDT 24 |
Jul 25 05:38:17 PM PDT 24 |
400689780 ps |
T988 |
/workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_aliasing.1800800843 |
|
|
Jul 25 05:38:06 PM PDT 24 |
Jul 25 05:38:12 PM PDT 24 |
190926853 ps |
T989 |
/workspace/coverage/cover_reg_top/14.lc_ctrl_tl_errors.2318553688 |
|
|
Jul 25 05:38:32 PM PDT 24 |
Jul 25 05:38:35 PM PDT 24 |
84688281 ps |
T990 |
/workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_same_csr_outstanding.993570585 |
|
|
Jul 25 05:37:42 PM PDT 24 |
Jul 25 05:37:44 PM PDT 24 |
40662745 ps |
T991 |
/workspace/coverage/cover_reg_top/4.lc_ctrl_csr_bit_bash.2485259146 |
|
|
Jul 25 05:37:41 PM PDT 24 |
Jul 25 05:37:43 PM PDT 24 |
93265369 ps |
T137 |
/workspace/coverage/cover_reg_top/3.lc_ctrl_tl_intg_err.321387971 |
|
|
Jul 25 05:37:27 PM PDT 24 |
Jul 25 05:37:29 PM PDT 24 |
46214055 ps |
T992 |
/workspace/coverage/cover_reg_top/1.lc_ctrl_tl_errors.1705139508 |
|
|
Jul 25 05:36:51 PM PDT 24 |
Jul 25 05:36:53 PM PDT 24 |
171330016 ps |
T993 |
/workspace/coverage/cover_reg_top/3.lc_ctrl_csr_bit_bash.894371961 |
|
|
Jul 25 05:37:28 PM PDT 24 |
Jul 25 05:37:31 PM PDT 24 |
127509725 ps |
T994 |
/workspace/coverage/cover_reg_top/4.lc_ctrl_csr_aliasing.1883733476 |
|
|
Jul 25 05:37:42 PM PDT 24 |
Jul 25 05:37:44 PM PDT 24 |
27119550 ps |
T995 |
/workspace/coverage/cover_reg_top/19.lc_ctrl_tl_errors.2830694121 |
|
|
Jul 25 05:38:50 PM PDT 24 |
Jul 25 05:38:53 PM PDT 24 |
53860235 ps |
T996 |
/workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_bit_bash.876211572 |
|
|
Jul 25 05:38:13 PM PDT 24 |
Jul 25 05:38:27 PM PDT 24 |
560667281 ps |
T136 |
/workspace/coverage/cover_reg_top/2.lc_ctrl_tl_intg_err.3828901346 |
|
|
Jul 25 05:37:14 PM PDT 24 |
Jul 25 05:37:16 PM PDT 24 |
271206140 ps |
T997 |
/workspace/coverage/cover_reg_top/7.lc_ctrl_same_csr_outstanding.3444222002 |
|
|
Jul 25 05:38:03 PM PDT 24 |
Jul 25 05:38:05 PM PDT 24 |
53460009 ps |
T998 |
/workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_same_csr_outstanding.2329099020 |
|
|
Jul 25 05:38:03 PM PDT 24 |
Jul 25 05:38:05 PM PDT 24 |
38064945 ps |
T999 |
/workspace/coverage/cover_reg_top/4.lc_ctrl_tl_errors.2273642154 |
|
|
Jul 25 05:37:37 PM PDT 24 |
Jul 25 05:37:39 PM PDT 24 |
29556402 ps |
T1000 |
/workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_alert_test.529451923 |
|
|
Jul 25 05:36:31 PM PDT 24 |
Jul 25 05:36:33 PM PDT 24 |
320763825 ps |