Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.91 97.99 96.13 93.40 97.67 98.55 98.51 96.11


Total test records in report: 1006
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html

T820 /workspace/coverage/default/7.lc_ctrl_smoke.2113080698 Jul 28 04:58:35 PM PDT 24 Jul 28 04:58:38 PM PDT 24 168694442 ps
T821 /workspace/coverage/default/34.lc_ctrl_volatile_unlock_smoke.2329184700 Jul 28 04:59:37 PM PDT 24 Jul 28 04:59:38 PM PDT 24 15320660 ps
T822 /workspace/coverage/default/30.lc_ctrl_state_post_trans.1867532585 Jul 28 04:59:17 PM PDT 24 Jul 28 04:59:24 PM PDT 24 96526567 ps
T823 /workspace/coverage/default/40.lc_ctrl_errors.1931970057 Jul 28 04:59:51 PM PDT 24 Jul 28 05:00:02 PM PDT 24 327305039 ps
T824 /workspace/coverage/default/4.lc_ctrl_sec_token_mux.416440255 Jul 28 04:58:12 PM PDT 24 Jul 28 04:58:21 PM PDT 24 441574274 ps
T825 /workspace/coverage/default/26.lc_ctrl_stress_all.1272101700 Jul 28 04:59:04 PM PDT 24 Jul 28 05:03:00 PM PDT 24 28079972519 ps
T826 /workspace/coverage/default/49.lc_ctrl_prog_failure.3007239764 Jul 28 05:00:13 PM PDT 24 Jul 28 05:00:16 PM PDT 24 139639257 ps
T827 /workspace/coverage/default/9.lc_ctrl_jtag_smoke.2681072220 Jul 28 04:58:24 PM PDT 24 Jul 28 04:58:29 PM PDT 24 990236646 ps
T190 /workspace/coverage/default/40.lc_ctrl_stress_all_with_rand_reset.2395342938 Jul 28 04:59:52 PM PDT 24 Jul 28 05:09:47 PM PDT 24 70894399232 ps
T828 /workspace/coverage/default/9.lc_ctrl_jtag_prog_failure.2380573252 Jul 28 04:58:54 PM PDT 24 Jul 28 04:58:58 PM PDT 24 195451794 ps
T829 /workspace/coverage/default/24.lc_ctrl_sec_token_digest.62177525 Jul 28 04:59:06 PM PDT 24 Jul 28 04:59:13 PM PDT 24 192732272 ps
T830 /workspace/coverage/default/34.lc_ctrl_sec_token_mux.2627228136 Jul 28 04:59:24 PM PDT 24 Jul 28 04:59:39 PM PDT 24 2725420366 ps
T831 /workspace/coverage/default/49.lc_ctrl_stress_all_with_rand_reset.3184282224 Jul 28 05:00:05 PM PDT 24 Jul 28 05:05:24 PM PDT 24 62911382282 ps
T832 /workspace/coverage/default/38.lc_ctrl_sec_token_mux.2995342384 Jul 28 04:59:38 PM PDT 24 Jul 28 04:59:48 PM PDT 24 829630923 ps
T833 /workspace/coverage/default/1.lc_ctrl_smoke.1638414322 Jul 28 04:58:07 PM PDT 24 Jul 28 04:58:09 PM PDT 24 97352806 ps
T834 /workspace/coverage/default/6.lc_ctrl_jtag_priority.264852334 Jul 28 04:58:20 PM PDT 24 Jul 28 04:58:22 PM PDT 24 609693113 ps
T835 /workspace/coverage/default/24.lc_ctrl_prog_failure.2522153106 Jul 28 04:59:05 PM PDT 24 Jul 28 04:59:07 PM PDT 24 28105920 ps
T836 /workspace/coverage/default/34.lc_ctrl_state_post_trans.3817703112 Jul 28 04:59:49 PM PDT 24 Jul 28 04:59:57 PM PDT 24 541182243 ps
T837 /workspace/coverage/default/2.lc_ctrl_jtag_prog_failure.727775177 Jul 28 04:58:05 PM PDT 24 Jul 28 04:58:21 PM PDT 24 531131723 ps
T838 /workspace/coverage/default/4.lc_ctrl_jtag_smoke.100788011 Jul 28 04:58:16 PM PDT 24 Jul 28 04:58:23 PM PDT 24 360235870 ps
T839 /workspace/coverage/default/10.lc_ctrl_volatile_unlock_smoke.332866941 Jul 28 04:58:36 PM PDT 24 Jul 28 04:58:38 PM PDT 24 19024328 ps
T840 /workspace/coverage/default/12.lc_ctrl_state_post_trans.1938750958 Jul 28 04:58:31 PM PDT 24 Jul 28 04:58:37 PM PDT 24 305224053 ps
T841 /workspace/coverage/default/9.lc_ctrl_jtag_access.150307185 Jul 28 04:58:45 PM PDT 24 Jul 28 04:58:49 PM PDT 24 1169837064 ps
T842 /workspace/coverage/default/42.lc_ctrl_volatile_unlock_smoke.765554561 Jul 28 04:59:55 PM PDT 24 Jul 28 04:59:56 PM PDT 24 22064129 ps
T843 /workspace/coverage/default/13.lc_ctrl_sec_mubi.3517185764 Jul 28 04:58:31 PM PDT 24 Jul 28 04:58:44 PM PDT 24 1656319441 ps
T844 /workspace/coverage/default/6.lc_ctrl_alert_test.3606206546 Jul 28 04:58:19 PM PDT 24 Jul 28 04:58:20 PM PDT 24 213665394 ps
T845 /workspace/coverage/default/1.lc_ctrl_errors.2065758793 Jul 28 04:57:58 PM PDT 24 Jul 28 04:58:13 PM PDT 24 1347862675 ps
T846 /workspace/coverage/default/1.lc_ctrl_jtag_state_post_trans.3404672542 Jul 28 04:58:00 PM PDT 24 Jul 28 04:58:14 PM PDT 24 3745544552 ps
T847 /workspace/coverage/default/20.lc_ctrl_alert_test.1225534440 Jul 28 04:59:23 PM PDT 24 Jul 28 04:59:24 PM PDT 24 57463969 ps
T848 /workspace/coverage/default/14.lc_ctrl_sec_token_digest.4051262293 Jul 28 04:58:58 PM PDT 24 Jul 28 04:59:12 PM PDT 24 645632325 ps
T849 /workspace/coverage/default/28.lc_ctrl_jtag_access.1869390330 Jul 28 04:59:16 PM PDT 24 Jul 28 04:59:17 PM PDT 24 52888881 ps
T850 /workspace/coverage/default/34.lc_ctrl_security_escalation.1259245598 Jul 28 04:59:31 PM PDT 24 Jul 28 04:59:39 PM PDT 24 704958960 ps
T851 /workspace/coverage/default/49.lc_ctrl_security_escalation.2262143787 Jul 28 05:00:03 PM PDT 24 Jul 28 05:00:14 PM PDT 24 987461452 ps
T852 /workspace/coverage/default/45.lc_ctrl_stress_all.601162444 Jul 28 04:59:50 PM PDT 24 Jul 28 05:00:32 PM PDT 24 13695387390 ps
T853 /workspace/coverage/default/15.lc_ctrl_state_failure.3338421618 Jul 28 04:58:49 PM PDT 24 Jul 28 04:59:08 PM PDT 24 202491840 ps
T854 /workspace/coverage/default/43.lc_ctrl_stress_all.1606401165 Jul 28 04:59:48 PM PDT 24 Jul 28 05:03:36 PM PDT 24 12094940097 ps
T855 /workspace/coverage/default/15.lc_ctrl_smoke.32310003 Jul 28 04:58:53 PM PDT 24 Jul 28 04:58:57 PM PDT 24 53046701 ps
T856 /workspace/coverage/default/2.lc_ctrl_jtag_state_failure.1851701529 Jul 28 04:58:08 PM PDT 24 Jul 28 04:59:14 PM PDT 24 6101335629 ps
T857 /workspace/coverage/default/11.lc_ctrl_jtag_access.3481949920 Jul 28 04:58:50 PM PDT 24 Jul 28 04:58:55 PM PDT 24 585904044 ps
T858 /workspace/coverage/default/10.lc_ctrl_sec_token_mux.374161314 Jul 28 04:58:32 PM PDT 24 Jul 28 04:58:45 PM PDT 24 675861797 ps
T859 /workspace/coverage/default/1.lc_ctrl_jtag_smoke.1667953118 Jul 28 04:57:52 PM PDT 24 Jul 28 04:57:58 PM PDT 24 324671732 ps
T860 /workspace/coverage/default/16.lc_ctrl_prog_failure.3138839288 Jul 28 04:58:54 PM PDT 24 Jul 28 04:58:58 PM PDT 24 1246807200 ps
T861 /workspace/coverage/default/15.lc_ctrl_volatile_unlock_smoke.1167644629 Jul 28 04:58:47 PM PDT 24 Jul 28 04:58:48 PM PDT 24 41351828 ps
T862 /workspace/coverage/default/20.lc_ctrl_jtag_access.3875848294 Jul 28 04:59:03 PM PDT 24 Jul 28 04:59:07 PM PDT 24 2020615983 ps
T863 /workspace/coverage/default/5.lc_ctrl_jtag_prog_failure.2462357646 Jul 28 04:58:24 PM PDT 24 Jul 28 04:58:49 PM PDT 24 768097628 ps
T864 /workspace/coverage/default/7.lc_ctrl_sec_token_digest.2132260528 Jul 28 04:58:23 PM PDT 24 Jul 28 04:58:35 PM PDT 24 2256026887 ps
T865 /workspace/coverage/default/15.lc_ctrl_jtag_state_failure.1182437653 Jul 28 04:58:36 PM PDT 24 Jul 28 04:59:49 PM PDT 24 1619740473 ps
T866 /workspace/coverage/default/11.lc_ctrl_smoke.268988347 Jul 28 04:58:45 PM PDT 24 Jul 28 04:58:48 PM PDT 24 44695133 ps
T867 /workspace/coverage/default/20.lc_ctrl_prog_failure.1620847393 Jul 28 04:58:56 PM PDT 24 Jul 28 04:58:59 PM PDT 24 320314767 ps
T868 /workspace/coverage/default/38.lc_ctrl_state_failure.3439740671 Jul 28 04:59:28 PM PDT 24 Jul 28 04:59:47 PM PDT 24 602348122 ps
T869 /workspace/coverage/default/23.lc_ctrl_sec_token_mux.1310382906 Jul 28 04:59:03 PM PDT 24 Jul 28 04:59:15 PM PDT 24 643675527 ps
T870 /workspace/coverage/default/8.lc_ctrl_sec_mubi.3108202992 Jul 28 04:58:48 PM PDT 24 Jul 28 04:59:00 PM PDT 24 233151820 ps
T871 /workspace/coverage/default/3.lc_ctrl_security_escalation.2565085601 Jul 28 04:58:08 PM PDT 24 Jul 28 04:58:19 PM PDT 24 588758037 ps
T872 /workspace/coverage/default/11.lc_ctrl_jtag_state_post_trans.2306692548 Jul 28 04:58:33 PM PDT 24 Jul 28 04:58:46 PM PDT 24 497986934 ps
T873 /workspace/coverage/default/46.lc_ctrl_errors.2696240916 Jul 28 04:59:56 PM PDT 24 Jul 28 05:00:08 PM PDT 24 1319003549 ps
T874 /workspace/coverage/default/1.lc_ctrl_jtag_priority.3262231652 Jul 28 04:58:06 PM PDT 24 Jul 28 04:58:13 PM PDT 24 703464408 ps
T875 /workspace/coverage/default/36.lc_ctrl_state_post_trans.3714201261 Jul 28 04:59:29 PM PDT 24 Jul 28 04:59:36 PM PDT 24 133091536 ps
T876 /workspace/coverage/default/31.lc_ctrl_sec_token_mux.4001095631 Jul 28 04:59:13 PM PDT 24 Jul 28 04:59:20 PM PDT 24 558633966 ps
T877 /workspace/coverage/default/47.lc_ctrl_stress_all.2271053287 Jul 28 04:59:52 PM PDT 24 Jul 28 05:04:55 PM PDT 24 11234239228 ps
T878 /workspace/coverage/default/14.lc_ctrl_jtag_errors.548735353 Jul 28 04:58:56 PM PDT 24 Jul 28 04:59:31 PM PDT 24 12987145304 ps
T879 /workspace/coverage/default/18.lc_ctrl_state_failure.3327732014 Jul 28 04:58:56 PM PDT 24 Jul 28 04:59:27 PM PDT 24 3439646588 ps
T880 /workspace/coverage/default/23.lc_ctrl_security_escalation.1283186146 Jul 28 04:58:54 PM PDT 24 Jul 28 04:59:01 PM PDT 24 258552417 ps
T881 /workspace/coverage/default/33.lc_ctrl_smoke.2422270500 Jul 28 04:59:16 PM PDT 24 Jul 28 04:59:17 PM PDT 24 172373568 ps
T882 /workspace/coverage/default/29.lc_ctrl_errors.2524763741 Jul 28 04:59:14 PM PDT 24 Jul 28 04:59:37 PM PDT 24 3274059060 ps
T883 /workspace/coverage/default/39.lc_ctrl_errors.225695458 Jul 28 04:59:35 PM PDT 24 Jul 28 04:59:47 PM PDT 24 299665765 ps
T884 /workspace/coverage/default/2.lc_ctrl_state_failure.3395545725 Jul 28 04:58:05 PM PDT 24 Jul 28 04:58:27 PM PDT 24 397156848 ps
T885 /workspace/coverage/default/41.lc_ctrl_sec_mubi.2708494946 Jul 28 04:59:51 PM PDT 24 Jul 28 05:00:00 PM PDT 24 628289566 ps
T886 /workspace/coverage/default/34.lc_ctrl_prog_failure.1801170167 Jul 28 04:59:22 PM PDT 24 Jul 28 04:59:26 PM PDT 24 100522881 ps
T887 /workspace/coverage/default/13.lc_ctrl_sec_token_mux.483567490 Jul 28 04:58:50 PM PDT 24 Jul 28 04:59:01 PM PDT 24 545995313 ps
T888 /workspace/coverage/default/5.lc_ctrl_errors.1295309671 Jul 28 04:58:16 PM PDT 24 Jul 28 04:58:29 PM PDT 24 696747341 ps
T889 /workspace/coverage/default/6.lc_ctrl_claim_transition_if.2955988344 Jul 28 04:58:28 PM PDT 24 Jul 28 04:58:29 PM PDT 24 80168637 ps
T120 /workspace/coverage/cover_reg_top/4.lc_ctrl_same_csr_outstanding.2118693487 Jul 28 04:57:44 PM PDT 24 Jul 28 04:57:45 PM PDT 24 209904398 ps
T121 /workspace/coverage/cover_reg_top/2.lc_ctrl_same_csr_outstanding.1256779843 Jul 28 04:57:47 PM PDT 24 Jul 28 04:57:49 PM PDT 24 18020322 ps
T109 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_intg_err.677638287 Jul 28 04:57:50 PM PDT 24 Jul 28 04:57:54 PM PDT 24 338859397 ps
T159 /workspace/coverage/cover_reg_top/18.lc_ctrl_same_csr_outstanding.672381566 Jul 28 04:57:59 PM PDT 24 Jul 28 04:58:01 PM PDT 24 153257145 ps
T149 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_alert_test.2929261762 Jul 28 04:57:51 PM PDT 24 Jul 28 04:57:52 PM PDT 24 208163956 ps
T160 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_rw.745193951 Jul 28 04:58:06 PM PDT 24 Jul 28 04:58:07 PM PDT 24 14144452 ps
T224 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_rw.1056202412 Jul 28 04:57:54 PM PDT 24 Jul 28 04:57:55 PM PDT 24 214165300 ps
T110 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_errors.1898312889 Jul 28 04:57:59 PM PDT 24 Jul 28 04:58:01 PM PDT 24 56894396 ps
T161 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_hw_reset.4161707164 Jul 28 04:57:30 PM PDT 24 Jul 28 04:57:31 PM PDT 24 21708470 ps
T147 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.271493862 Jul 28 04:57:58 PM PDT 24 Jul 28 04:58:01 PM PDT 24 394095090 ps
T144 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_aliasing.3961922639 Jul 28 04:57:34 PM PDT 24 Jul 28 04:57:40 PM PDT 24 1034111963 ps
T162 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_rw.1047154649 Jul 28 04:57:53 PM PDT 24 Jul 28 04:57:54 PM PDT 24 164672218 ps
T148 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_hw_reset.3651841816 Jul 28 04:57:43 PM PDT 24 Jul 28 04:57:46 PM PDT 24 292374478 ps
T890 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_alert_test.2821581797 Jul 28 04:57:30 PM PDT 24 Jul 28 04:57:31 PM PDT 24 55207132 ps
T225 /workspace/coverage/cover_reg_top/7.lc_ctrl_same_csr_outstanding.2583940335 Jul 28 04:57:55 PM PDT 24 Jul 28 04:57:57 PM PDT 24 34861137 ps
T207 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_rw.3507216255 Jul 28 04:58:05 PM PDT 24 Jul 28 04:58:06 PM PDT 24 14428949 ps
T136 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_mem_rw_with_rand_reset.4057583078 Jul 28 04:57:44 PM PDT 24 Jul 28 04:57:46 PM PDT 24 33399982 ps
T891 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_alert_test.325562419 Jul 28 04:57:51 PM PDT 24 Jul 28 04:57:52 PM PDT 24 99613306 ps
T892 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_rw.1644145353 Jul 28 04:57:46 PM PDT 24 Jul 28 04:57:47 PM PDT 24 167576655 ps
T163 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_mem_rw_with_rand_reset.3480246322 Jul 28 04:57:51 PM PDT 24 Jul 28 04:57:52 PM PDT 24 96973112 ps
T128 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_mem_rw_with_rand_reset.1110744185 Jul 28 04:58:00 PM PDT 24 Jul 28 04:58:01 PM PDT 24 24155139 ps
T164 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_rw.4077414376 Jul 28 04:57:57 PM PDT 24 Jul 28 04:57:58 PM PDT 24 23620254 ps
T111 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_errors.1844450068 Jul 28 04:57:55 PM PDT 24 Jul 28 04:57:59 PM PDT 24 450610248 ps
T893 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_bit_bash.292209624 Jul 28 04:57:45 PM PDT 24 Jul 28 04:57:47 PM PDT 24 38654202 ps
T226 /workspace/coverage/cover_reg_top/13.lc_ctrl_same_csr_outstanding.2494460069 Jul 28 04:57:59 PM PDT 24 Jul 28 04:58:00 PM PDT 24 39304074 ps
T227 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_same_csr_outstanding.111526064 Jul 28 04:57:36 PM PDT 24 Jul 28 04:57:37 PM PDT 24 34813262 ps
T228 /workspace/coverage/cover_reg_top/11.lc_ctrl_same_csr_outstanding.901173693 Jul 28 04:58:03 PM PDT 24 Jul 28 04:58:04 PM PDT 24 116788734 ps
T229 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_same_csr_outstanding.3013328477 Jul 28 04:57:30 PM PDT 24 Jul 28 04:57:31 PM PDT 24 73899377 ps
T115 /workspace/coverage/cover_reg_top/9.lc_ctrl_tl_errors.3501924102 Jul 28 04:57:52 PM PDT 24 Jul 28 04:57:56 PM PDT 24 627114890 ps
T231 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_bit_bash.481688920 Jul 28 04:57:50 PM PDT 24 Jul 28 04:58:03 PM PDT 24 2964511860 ps
T208 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_aliasing.3723778586 Jul 28 04:57:46 PM PDT 24 Jul 28 04:57:47 PM PDT 24 48745271 ps
T116 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_errors.2263956413 Jul 28 04:57:53 PM PDT 24 Jul 28 04:57:56 PM PDT 24 72994686 ps
T894 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_alert_test.1591695650 Jul 28 04:57:49 PM PDT 24 Jul 28 04:57:50 PM PDT 24 58102330 ps
T122 /workspace/coverage/cover_reg_top/19.lc_ctrl_tl_errors.4225763672 Jul 28 04:58:01 PM PDT 24 Jul 28 04:58:05 PM PDT 24 433213918 ps
T123 /workspace/coverage/cover_reg_top/10.lc_ctrl_csr_mem_rw_with_rand_reset.4290239266 Jul 28 04:58:03 PM PDT 24 Jul 28 04:58:04 PM PDT 24 20358448 ps
T895 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_alert_test.3237936005 Jul 28 04:57:53 PM PDT 24 Jul 28 04:57:54 PM PDT 24 29756230 ps
T117 /workspace/coverage/cover_reg_top/9.lc_ctrl_tl_intg_err.3967951701 Jul 28 04:57:57 PM PDT 24 Jul 28 04:57:59 PM PDT 24 121161706 ps
T896 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_alert_test.4143748350 Jul 28 04:57:55 PM PDT 24 Jul 28 04:57:57 PM PDT 24 102996920 ps
T897 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_mem_rw_with_rand_reset.2436713361 Jul 28 04:58:08 PM PDT 24 Jul 28 04:58:10 PM PDT 24 149700072 ps
T898 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_same_csr_outstanding.3444575653 Jul 28 04:57:36 PM PDT 24 Jul 28 04:57:37 PM PDT 24 23910291 ps
T899 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_mem_rw_with_rand_reset.2792894400 Jul 28 04:57:55 PM PDT 24 Jul 28 04:57:56 PM PDT 24 44279388 ps
T127 /workspace/coverage/cover_reg_top/4.lc_ctrl_tl_errors.3340593826 Jul 28 04:57:39 PM PDT 24 Jul 28 04:57:40 PM PDT 24 365322137 ps
T118 /workspace/coverage/cover_reg_top/12.lc_ctrl_tl_intg_err.943022970 Jul 28 04:57:49 PM PDT 24 Jul 28 04:57:51 PM PDT 24 58686311 ps
T900 /workspace/coverage/cover_reg_top/8.lc_ctrl_same_csr_outstanding.1921325784 Jul 28 04:57:59 PM PDT 24 Jul 28 04:58:01 PM PDT 24 40744893 ps
T901 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_alert_test.661412223 Jul 28 04:57:49 PM PDT 24 Jul 28 04:57:50 PM PDT 24 103691101 ps
T902 /workspace/coverage/cover_reg_top/16.lc_ctrl_same_csr_outstanding.4190305064 Jul 28 04:58:01 PM PDT 24 Jul 28 04:58:02 PM PDT 24 324796156 ps
T903 /workspace/coverage/cover_reg_top/12.lc_ctrl_csr_mem_rw_with_rand_reset.3499762252 Jul 28 04:57:59 PM PDT 24 Jul 28 04:58:01 PM PDT 24 46622640 ps
T904 /workspace/coverage/cover_reg_top/12.lc_ctrl_same_csr_outstanding.3685234317 Jul 28 04:58:06 PM PDT 24 Jul 28 04:58:08 PM PDT 24 40859915 ps
T209 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_rw.3318474662 Jul 28 04:57:30 PM PDT 24 Jul 28 04:57:31 PM PDT 24 22878615 ps
T905 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_bit_bash.2929335034 Jul 28 04:57:31 PM PDT 24 Jul 28 04:57:33 PM PDT 24 406683817 ps
T210 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_rw.602943874 Jul 28 04:57:53 PM PDT 24 Jul 28 04:57:54 PM PDT 24 13468784 ps
T906 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3652705242 Jul 28 04:57:58 PM PDT 24 Jul 28 04:58:01 PM PDT 24 89419043 ps
T211 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_rw.4253632076 Jul 28 04:58:07 PM PDT 24 Jul 28 04:58:08 PM PDT 24 22836205 ps
T907 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_mem_rw_with_rand_reset.2493374620 Jul 28 04:58:09 PM PDT 24 Jul 28 04:58:10 PM PDT 24 24247139 ps
T124 /workspace/coverage/cover_reg_top/19.lc_ctrl_tl_intg_err.1328167063 Jul 28 04:57:55 PM PDT 24 Jul 28 04:57:58 PM PDT 24 327968736 ps
T908 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_aliasing.1764453576 Jul 28 04:57:56 PM PDT 24 Jul 28 04:57:59 PM PDT 24 1799697269 ps
T909 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_mem_rw_with_rand_reset.2368551837 Jul 28 04:57:56 PM PDT 24 Jul 28 04:57:58 PM PDT 24 193542262 ps
T138 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_intg_err.3075430140 Jul 28 04:57:56 PM PDT 24 Jul 28 04:57:59 PM PDT 24 207020448 ps
T910 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_errors.1044803625 Jul 28 04:57:55 PM PDT 24 Jul 28 04:57:57 PM PDT 24 965769603 ps
T911 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3160266039 Jul 28 04:57:44 PM PDT 24 Jul 28 04:57:48 PM PDT 24 274890304 ps
T212 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_rw.736219549 Jul 28 04:57:51 PM PDT 24 Jul 28 04:57:52 PM PDT 24 54655385 ps
T912 /workspace/coverage/cover_reg_top/12.lc_ctrl_tl_errors.3175962727 Jul 28 04:57:51 PM PDT 24 Jul 28 04:57:54 PM PDT 24 860969604 ps
T913 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_rw.3161178879 Jul 28 04:57:58 PM PDT 24 Jul 28 04:58:00 PM PDT 24 156725176 ps
T914 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_hw_reset.2401245651 Jul 28 04:57:44 PM PDT 24 Jul 28 04:57:45 PM PDT 24 48123952 ps
T915 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_errors.2799832244 Jul 28 04:57:43 PM PDT 24 Jul 28 04:57:48 PM PDT 24 293754700 ps
T131 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_intg_err.1793205225 Jul 28 04:58:00 PM PDT 24 Jul 28 04:58:04 PM PDT 24 174676929 ps
T213 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_hw_reset.3920556712 Jul 28 04:57:31 PM PDT 24 Jul 28 04:57:32 PM PDT 24 27132802 ps
T214 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_rw.4286899460 Jul 28 04:57:58 PM PDT 24 Jul 28 04:57:59 PM PDT 24 32308409 ps
T916 /workspace/coverage/cover_reg_top/10.lc_ctrl_same_csr_outstanding.3158338098 Jul 28 04:57:56 PM PDT 24 Jul 28 04:57:58 PM PDT 24 207917431 ps
T917 /workspace/coverage/cover_reg_top/15.lc_ctrl_same_csr_outstanding.1796622087 Jul 28 04:57:56 PM PDT 24 Jul 28 04:57:58 PM PDT 24 56481455 ps
T141 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_intg_err.4116836745 Jul 28 04:58:04 PM PDT 24 Jul 28 04:58:08 PM PDT 24 106406397 ps
T918 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_hw_reset.3379619474 Jul 28 04:57:36 PM PDT 24 Jul 28 04:57:38 PM PDT 24 199247273 ps
T232 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_rw.1641278990 Jul 28 04:57:58 PM PDT 24 Jul 28 04:58:01 PM PDT 24 139703444 ps
T145 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_rw.4113034282 Jul 28 04:57:44 PM PDT 24 Jul 28 04:57:45 PM PDT 24 45718784 ps
T919 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_rw.3939572381 Jul 28 04:57:43 PM PDT 24 Jul 28 04:57:44 PM PDT 24 23357250 ps
T146 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_aliasing.2465385792 Jul 28 04:57:40 PM PDT 24 Jul 28 04:58:08 PM PDT 24 1369777907 ps
T920 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_same_csr_outstanding.826757341 Jul 28 04:57:38 PM PDT 24 Jul 28 04:57:39 PM PDT 24 14957160 ps
T921 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_aliasing.2295107540 Jul 28 04:57:56 PM PDT 24 Jul 28 04:58:05 PM PDT 24 741634844 ps
T922 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_errors.2459039426 Jul 28 04:58:10 PM PDT 24 Jul 28 04:58:13 PM PDT 24 78956833 ps
T923 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_same_csr_outstanding.24463672 Jul 28 04:57:47 PM PDT 24 Jul 28 04:57:49 PM PDT 24 26484810 ps
T215 /workspace/coverage/cover_reg_top/7.lc_ctrl_csr_rw.4264820577 Jul 28 04:57:52 PM PDT 24 Jul 28 04:57:54 PM PDT 24 13767352 ps
T924 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_bit_bash.480941681 Jul 28 04:57:44 PM PDT 24 Jul 28 04:58:01 PM PDT 24 8371675499 ps
T925 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_bit_bash.2092737100 Jul 28 04:57:57 PM PDT 24 Jul 28 04:58:05 PM PDT 24 765636529 ps
T926 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_bit_bash.53212786 Jul 28 04:57:51 PM PDT 24 Jul 28 04:57:58 PM PDT 24 4528474573 ps
T927 /workspace/coverage/cover_reg_top/17.lc_ctrl_same_csr_outstanding.2714219129 Jul 28 04:58:05 PM PDT 24 Jul 28 04:58:06 PM PDT 24 191561450 ps
T928 /workspace/coverage/cover_reg_top/9.lc_ctrl_same_csr_outstanding.1533664617 Jul 28 04:58:02 PM PDT 24 Jul 28 04:58:04 PM PDT 24 86348161 ps
T929 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_bit_bash.2858884068 Jul 28 04:57:46 PM PDT 24 Jul 28 04:57:47 PM PDT 24 18003344 ps
T930 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_same_csr_outstanding.1403976293 Jul 28 04:57:51 PM PDT 24 Jul 28 04:57:52 PM PDT 24 40473454 ps
T931 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_hw_reset.2517233612 Jul 28 04:57:42 PM PDT 24 Jul 28 04:57:44 PM PDT 24 153046048 ps
T223 /workspace/coverage/cover_reg_top/12.lc_ctrl_csr_rw.2791628524 Jul 28 04:57:47 PM PDT 24 Jul 28 04:57:48 PM PDT 24 15030702 ps
T932 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_errors.63645356 Jul 28 04:58:03 PM PDT 24 Jul 28 04:58:07 PM PDT 24 195575569 ps
T933 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_rw.3710755541 Jul 28 04:57:53 PM PDT 24 Jul 28 04:57:55 PM PDT 24 394713798 ps
T221 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_hw_reset.2435571255 Jul 28 04:57:57 PM PDT 24 Jul 28 04:57:58 PM PDT 24 28761524 ps
T934 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_mem_rw_with_rand_reset.3511567005 Jul 28 04:58:03 PM PDT 24 Jul 28 04:58:04 PM PDT 24 46204953 ps
T935 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_hw_reset.3085111488 Jul 28 04:57:27 PM PDT 24 Jul 28 04:57:29 PM PDT 24 119663554 ps
T936 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_bit_bash.275920198 Jul 28 04:57:42 PM PDT 24 Jul 28 04:58:12 PM PDT 24 2692648593 ps
T937 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.479064532 Jul 28 04:57:42 PM PDT 24 Jul 28 04:57:44 PM PDT 24 174115449 ps
T938 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_rw.1495301627 Jul 28 04:57:55 PM PDT 24 Jul 28 04:57:57 PM PDT 24 315566374 ps
T939 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_aliasing.1352320017 Jul 28 04:57:31 PM PDT 24 Jul 28 04:57:32 PM PDT 24 27883764 ps
T940 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_same_csr_outstanding.2851522427 Jul 28 04:57:46 PM PDT 24 Jul 28 04:57:47 PM PDT 24 55631745 ps
T941 /workspace/coverage/cover_reg_top/14.lc_ctrl_same_csr_outstanding.1793214820 Jul 28 04:58:06 PM PDT 24 Jul 28 04:58:08 PM PDT 24 104233865 ps
T129 /workspace/coverage/cover_reg_top/4.lc_ctrl_tl_intg_err.1159603342 Jul 28 04:57:34 PM PDT 24 Jul 28 04:57:36 PM PDT 24 112296885 ps
T942 /workspace/coverage/cover_reg_top/3.lc_ctrl_same_csr_outstanding.218983548 Jul 28 04:57:43 PM PDT 24 Jul 28 04:57:45 PM PDT 24 37991446 ps
T943 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_mem_rw_with_rand_reset.783504142 Jul 28 04:57:49 PM PDT 24 Jul 28 04:57:51 PM PDT 24 26622777 ps
T944 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_mem_rw_with_rand_reset.2137022623 Jul 28 04:57:59 PM PDT 24 Jul 28 04:58:01 PM PDT 24 34483826 ps
T945 /workspace/coverage/cover_reg_top/19.lc_ctrl_same_csr_outstanding.2470953883 Jul 28 04:57:59 PM PDT 24 Jul 28 04:58:01 PM PDT 24 20013385 ps
T125 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_intg_err.1619612205 Jul 28 04:58:14 PM PDT 24 Jul 28 04:58:16 PM PDT 24 466973206 ps
T946 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_rw.3586566628 Jul 28 04:58:04 PM PDT 24 Jul 28 04:58:05 PM PDT 24 17589510 ps
T133 /workspace/coverage/cover_reg_top/1.lc_ctrl_tl_intg_err.3578822239 Jul 28 04:57:32 PM PDT 24 Jul 28 04:57:36 PM PDT 24 202698235 ps
T947 /workspace/coverage/cover_reg_top/0.lc_ctrl_same_csr_outstanding.2541964433 Jul 28 04:57:51 PM PDT 24 Jul 28 04:57:52 PM PDT 24 16527194 ps
T948 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.640230485 Jul 28 04:57:51 PM PDT 24 Jul 28 04:57:56 PM PDT 24 392033888 ps
T949 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_mem_rw_with_rand_reset.3869144291 Jul 28 04:58:00 PM PDT 24 Jul 28 04:58:01 PM PDT 24 20094378 ps
T142 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_intg_err.1421880659 Jul 28 04:58:04 PM PDT 24 Jul 28 04:58:06 PM PDT 24 721823248 ps
T950 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_aliasing.860022609 Jul 28 04:58:01 PM PDT 24 Jul 28 04:58:07 PM PDT 24 2784208939 ps
T951 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_hw_reset.404990722 Jul 28 04:57:48 PM PDT 24 Jul 28 04:57:50 PM PDT 24 351250751 ps
T952 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_errors.1124894535 Jul 28 04:57:59 PM PDT 24 Jul 28 04:58:03 PM PDT 24 49787555 ps
T216 /workspace/coverage/cover_reg_top/8.lc_ctrl_csr_rw.967795142 Jul 28 04:57:55 PM PDT 24 Jul 28 04:57:56 PM PDT 24 56506836 ps
T140 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_intg_err.3515269124 Jul 28 04:57:56 PM PDT 24 Jul 28 04:57:59 PM PDT 24 68098770 ps
T953 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_rw.1427736373 Jul 28 04:57:51 PM PDT 24 Jul 28 04:57:54 PM PDT 24 64640742 ps
T954 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_rw.2540871190 Jul 28 04:57:28 PM PDT 24 Jul 28 04:57:31 PM PDT 24 91961030 ps
T955 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_alert_test.1267059582 Jul 28 04:57:49 PM PDT 24 Jul 28 04:57:50 PM PDT 24 36709727 ps
T956 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_bit_bash.1978935476 Jul 28 04:57:42 PM PDT 24 Jul 28 04:57:54 PM PDT 24 1040437314 ps
T957 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.547771787 Jul 28 04:57:30 PM PDT 24 Jul 28 04:57:32 PM PDT 24 68256817 ps
T217 /workspace/coverage/cover_reg_top/10.lc_ctrl_csr_rw.4020672124 Jul 28 04:57:46 PM PDT 24 Jul 28 04:57:47 PM PDT 24 43958028 ps
T958 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_errors.4064174533 Jul 28 04:58:04 PM PDT 24 Jul 28 04:58:06 PM PDT 24 27071090 ps
T959 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_mem_rw_with_rand_reset.2021302767 Jul 28 04:58:06 PM PDT 24 Jul 28 04:58:07 PM PDT 24 33606212 ps
T960 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_aliasing.495742040 Jul 28 04:57:41 PM PDT 24 Jul 28 04:57:46 PM PDT 24 3194018327 ps
T961 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_hw_reset.90809660 Jul 28 04:57:52 PM PDT 24 Jul 28 04:57:54 PM PDT 24 61572422 ps
T962 /workspace/coverage/cover_reg_top/5.lc_ctrl_same_csr_outstanding.381232585 Jul 28 04:58:00 PM PDT 24 Jul 28 04:58:01 PM PDT 24 93075059 ps
T963 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_rw.728649064 Jul 28 04:58:11 PM PDT 24 Jul 28 04:58:12 PM PDT 24 17077647 ps
T964 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_errors.2706804629 Jul 28 04:58:24 PM PDT 24 Jul 28 04:58:26 PM PDT 24 278770359 ps
T965 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_mem_rw_with_rand_reset.218690304 Jul 28 04:57:41 PM PDT 24 Jul 28 04:57:43 PM PDT 24 34113276 ps
T966 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_rw.4067064131 Jul 28 04:57:46 PM PDT 24 Jul 28 04:57:49 PM PDT 24 366812813 ps
T135 /workspace/coverage/cover_reg_top/6.lc_ctrl_tl_intg_err.540216717 Jul 28 04:57:52 PM PDT 24 Jul 28 04:57:56 PM PDT 24 107216588 ps
T139 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_intg_err.2995491258 Jul 28 04:58:04 PM PDT 24 Jul 28 04:58:06 PM PDT 24 112731986 ps
T967 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_same_csr_outstanding.71637658 Jul 28 04:57:49 PM PDT 24 Jul 28 04:57:51 PM PDT 24 41910991 ps
T968 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.691424712 Jul 28 04:57:36 PM PDT 24 Jul 28 04:57:39 PM PDT 24 136979805 ps
T969 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_aliasing.1636118794 Jul 28 04:57:49 PM PDT 24 Jul 28 04:57:57 PM PDT 24 335097216 ps
T970 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_aliasing.234066815 Jul 28 04:57:29 PM PDT 24 Jul 28 04:57:31 PM PDT 24 146313416 ps
T971 /workspace/coverage/cover_reg_top/6.lc_ctrl_tl_errors.2008121249 Jul 28 04:57:48 PM PDT 24 Jul 28 04:57:50 PM PDT 24 62314772 ps
T972 /workspace/coverage/cover_reg_top/8.lc_ctrl_csr_mem_rw_with_rand_reset.3310187824 Jul 28 04:57:52 PM PDT 24 Jul 28 04:57:53 PM PDT 24 20373324 ps
T973 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_bit_bash.801690975 Jul 28 04:57:42 PM PDT 24 Jul 28 04:58:04 PM PDT 24 6486472777 ps
T974 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_errors.352803634 Jul 28 04:57:38 PM PDT 24 Jul 28 04:57:41 PM PDT 24 320954827 ps
T975 /workspace/coverage/cover_reg_top/1.lc_ctrl_same_csr_outstanding.2580045097 Jul 28 04:57:35 PM PDT 24 Jul 28 04:57:36 PM PDT 24 32448658 ps
T976 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_bit_bash.2899619378 Jul 28 04:57:48 PM PDT 24 Jul 28 04:57:55 PM PDT 24 2113207739 ps
T977 /workspace/coverage/cover_reg_top/6.lc_ctrl_same_csr_outstanding.3021005596 Jul 28 04:57:46 PM PDT 24 Jul 28 04:57:48 PM PDT 24 154707000 ps
T978 /workspace/coverage/cover_reg_top/1.lc_ctrl_tl_errors.4070494226 Jul 28 04:57:36 PM PDT 24 Jul 28 04:57:38 PM PDT 24 133144918 ps
T979 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_hw_reset.225166365 Jul 28 04:57:34 PM PDT 24 Jul 28 04:57:36 PM PDT 24 200764222 ps
T980 /workspace/coverage/cover_reg_top/7.lc_ctrl_csr_mem_rw_with_rand_reset.3839390618 Jul 28 04:57:46 PM PDT 24 Jul 28 04:57:47 PM PDT 24 62916226 ps
T126 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_intg_err.3903848748 Jul 28 04:57:59 PM PDT 24 Jul 28 04:58:03 PM PDT 24 281052196 ps
T981 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_hw_reset.2644410402 Jul 28 04:58:09 PM PDT 24 Jul 28 04:58:13 PM PDT 24 110000818 ps
T982 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.233159468 Jul 28 04:57:37 PM PDT 24 Jul 28 04:57:40 PM PDT 24 336792194 ps
T983 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_bit_bash.3573583911 Jul 28 04:57:51 PM PDT 24 Jul 28 04:58:17 PM PDT 24 4301852849 ps
T132 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_intg_err.1212511995 Jul 28 04:57:39 PM PDT 24 Jul 28 04:57:43 PM PDT 24 125567117 ps
T218 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_bit_bash.4069555660 Jul 28 04:57:36 PM PDT 24 Jul 28 04:57:39 PM PDT 24 481523947 ps
T130 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_intg_err.1889426309 Jul 28 04:57:52 PM PDT 24 Jul 28 04:57:56 PM PDT 24 432598815 ps
T219 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_hw_reset.2826376526 Jul 28 04:57:47 PM PDT 24 Jul 28 04:57:48 PM PDT 24 23222044 ps
T984 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_mem_rw_with_rand_reset.2812568833 Jul 28 04:57:46 PM PDT 24 Jul 28 04:57:48 PM PDT 24 29571833 ps
T985 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_same_csr_outstanding.730778963 Jul 28 04:58:03 PM PDT 24 Jul 28 04:58:04 PM PDT 24 32177611 ps
T986 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.438422855 Jul 28 04:57:44 PM PDT 24 Jul 28 04:57:46 PM PDT 24 263767490 ps
T987 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_mem_rw_with_rand_reset.3102205328 Jul 28 04:57:32 PM PDT 24 Jul 28 04:57:34 PM PDT 24 77734083 ps
T988 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_hw_reset.545902487 Jul 28 04:57:32 PM PDT 24 Jul 28 04:57:35 PM PDT 24 1286177970 ps
T989 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_errors.184267866 Jul 28 04:57:59 PM PDT 24 Jul 28 04:58:03 PM PDT 24 258264467 ps
T990 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_rw.3193116895 Jul 28 04:57:50 PM PDT 24 Jul 28 04:57:52 PM PDT 24 411468272 ps
T991 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_alert_test.2292098236 Jul 28 04:57:31 PM PDT 24 Jul 28 04:57:32 PM PDT 24 135121303 ps
T220 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_aliasing.3005549848 Jul 28 04:57:32 PM PDT 24 Jul 28 04:57:33 PM PDT 24 55517232 ps
T992 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_rw.376177865 Jul 28 04:57:56 PM PDT 24 Jul 28 04:57:58 PM PDT 24 39753986 ps
T993 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_errors.2004905800 Jul 28 04:58:00 PM PDT 24 Jul 28 04:58:02 PM PDT 24 62591126 ps
T137 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_intg_err.365252577 Jul 28 04:57:58 PM PDT 24 Jul 28 04:58:02 PM PDT 24 130712759 ps
T994 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_aliasing.1552303777 Jul 28 04:57:47 PM PDT 24 Jul 28 04:57:53 PM PDT 24 519655228 ps
T995 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_aliasing.4179039173 Jul 28 04:57:47 PM PDT 24 Jul 28 04:58:04 PM PDT 24 667133769 ps
T134 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_intg_err.1225001094 Jul 28 04:58:09 PM PDT 24 Jul 28 04:58:12 PM PDT 24 42110154 ps
T996 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_bit_bash.101789875 Jul 28 04:58:03 PM PDT 24 Jul 28 04:58:05 PM PDT 24 146043141 ps
T997 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_mem_rw_with_rand_reset.3756319220 Jul 28 04:57:51 PM PDT 24 Jul 28 04:57:52 PM PDT 24 78698868 ps
T998 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_rw.200893682 Jul 28 04:57:55 PM PDT 24 Jul 28 04:57:56 PM PDT 24 52072936 ps
T999 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_same_csr_outstanding.3616760876 Jul 28 04:57:55 PM PDT 24 Jul 28 04:57:56 PM PDT 24 30954384 ps
T1000 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_bit_bash.2344972667 Jul 28 04:57:58 PM PDT 24 Jul 28 04:58:20 PM PDT 24 4692100159 ps
T1001 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3393003197 Jul 28 04:57:48 PM PDT 24 Jul 28 04:57:51 PM PDT 24 599609602 ps
T143 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_intg_err.2495554831 Jul 28 04:57:51 PM PDT 24 Jul 28 04:57:53 PM PDT 24 57047546 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%