Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.92 97.99 95.86 93.40 97.67 98.55 98.51 96.47


Total test records in report: 1004
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html

T806 /workspace/coverage/default/7.lc_ctrl_sec_token_mux.1848119482 Aug 10 05:06:38 PM PDT 24 Aug 10 05:06:47 PM PDT 24 1055548377 ps
T807 /workspace/coverage/default/2.lc_ctrl_sec_token_digest.2166464797 Aug 10 05:06:09 PM PDT 24 Aug 10 05:06:18 PM PDT 24 453742676 ps
T808 /workspace/coverage/default/7.lc_ctrl_smoke.2592642962 Aug 10 05:06:35 PM PDT 24 Aug 10 05:06:38 PM PDT 24 151217523 ps
T809 /workspace/coverage/default/19.lc_ctrl_jtag_prog_failure.149448079 Aug 10 05:07:22 PM PDT 24 Aug 10 05:07:45 PM PDT 24 3204695651 ps
T810 /workspace/coverage/default/32.lc_ctrl_jtag_access.3418939042 Aug 10 05:07:48 PM PDT 24 Aug 10 05:07:57 PM PDT 24 6842097150 ps
T811 /workspace/coverage/default/27.lc_ctrl_stress_all.1843967254 Aug 10 05:07:40 PM PDT 24 Aug 10 05:15:50 PM PDT 24 225367483916 ps
T812 /workspace/coverage/default/16.lc_ctrl_security_escalation.3230457786 Aug 10 05:07:10 PM PDT 24 Aug 10 05:07:20 PM PDT 24 730043478 ps
T813 /workspace/coverage/default/45.lc_ctrl_state_failure.1872456435 Aug 10 05:08:24 PM PDT 24 Aug 10 05:08:51 PM PDT 24 5925005735 ps
T814 /workspace/coverage/default/42.lc_ctrl_sec_token_digest.288188996 Aug 10 05:08:17 PM PDT 24 Aug 10 05:08:32 PM PDT 24 685336394 ps
T815 /workspace/coverage/default/14.lc_ctrl_jtag_errors.1257168554 Aug 10 05:07:04 PM PDT 24 Aug 10 05:08:15 PM PDT 24 21514487981 ps
T816 /workspace/coverage/default/32.lc_ctrl_state_failure.4039695130 Aug 10 05:07:59 PM PDT 24 Aug 10 05:08:18 PM PDT 24 4245829112 ps
T817 /workspace/coverage/default/17.lc_ctrl_errors.2374769551 Aug 10 05:07:11 PM PDT 24 Aug 10 05:07:23 PM PDT 24 309384649 ps
T818 /workspace/coverage/default/28.lc_ctrl_alert_test.589474305 Aug 10 05:07:43 PM PDT 24 Aug 10 05:07:44 PM PDT 24 116905918 ps
T819 /workspace/coverage/default/44.lc_ctrl_security_escalation.1099436578 Aug 10 05:08:24 PM PDT 24 Aug 10 05:08:31 PM PDT 24 453420900 ps
T820 /workspace/coverage/default/37.lc_ctrl_prog_failure.2622540930 Aug 10 05:08:02 PM PDT 24 Aug 10 05:08:06 PM PDT 24 99218514 ps
T821 /workspace/coverage/default/3.lc_ctrl_sec_token_digest.1038498071 Aug 10 05:06:15 PM PDT 24 Aug 10 05:06:29 PM PDT 24 707199157 ps
T822 /workspace/coverage/default/29.lc_ctrl_prog_failure.2348900450 Aug 10 05:07:44 PM PDT 24 Aug 10 05:07:46 PM PDT 24 51347624 ps
T823 /workspace/coverage/default/14.lc_ctrl_stress_all.163604181 Aug 10 05:07:00 PM PDT 24 Aug 10 05:07:46 PM PDT 24 5124206223 ps
T824 /workspace/coverage/default/25.lc_ctrl_prog_failure.3513355190 Aug 10 05:07:34 PM PDT 24 Aug 10 05:07:36 PM PDT 24 24931733 ps
T825 /workspace/coverage/default/22.lc_ctrl_prog_failure.3176285098 Aug 10 05:07:27 PM PDT 24 Aug 10 05:07:30 PM PDT 24 133951722 ps
T826 /workspace/coverage/default/9.lc_ctrl_jtag_regwen_during_op.3717555169 Aug 10 05:06:53 PM PDT 24 Aug 10 05:07:26 PM PDT 24 21066460457 ps
T827 /workspace/coverage/default/1.lc_ctrl_jtag_regwen_during_op.3712109745 Aug 10 05:06:09 PM PDT 24 Aug 10 05:06:38 PM PDT 24 4120921930 ps
T828 /workspace/coverage/default/39.lc_ctrl_sec_token_mux.887361988 Aug 10 05:08:13 PM PDT 24 Aug 10 05:08:21 PM PDT 24 290672747 ps
T829 /workspace/coverage/default/31.lc_ctrl_stress_all.1609278538 Aug 10 05:07:52 PM PDT 24 Aug 10 05:08:28 PM PDT 24 17208530293 ps
T830 /workspace/coverage/default/40.lc_ctrl_errors.4273905205 Aug 10 05:08:14 PM PDT 24 Aug 10 05:08:25 PM PDT 24 3124956899 ps
T831 /workspace/coverage/default/30.lc_ctrl_jtag_access.1817170969 Aug 10 05:07:45 PM PDT 24 Aug 10 05:07:49 PM PDT 24 785647572 ps
T832 /workspace/coverage/default/30.lc_ctrl_state_post_trans.2319754751 Aug 10 05:07:44 PM PDT 24 Aug 10 05:07:52 PM PDT 24 726423159 ps
T833 /workspace/coverage/default/11.lc_ctrl_jtag_state_post_trans.2452360974 Aug 10 05:06:56 PM PDT 24 Aug 10 05:07:15 PM PDT 24 953714338 ps
T834 /workspace/coverage/default/18.lc_ctrl_sec_token_digest.1505292771 Aug 10 05:07:17 PM PDT 24 Aug 10 05:07:33 PM PDT 24 1251344698 ps
T835 /workspace/coverage/default/19.lc_ctrl_volatile_unlock_smoke.1714282663 Aug 10 05:07:19 PM PDT 24 Aug 10 05:07:20 PM PDT 24 13561006 ps
T836 /workspace/coverage/default/5.lc_ctrl_jtag_state_failure.4008568074 Aug 10 05:06:24 PM PDT 24 Aug 10 05:07:13 PM PDT 24 4223426219 ps
T837 /workspace/coverage/default/33.lc_ctrl_jtag_access.2599558578 Aug 10 05:07:53 PM PDT 24 Aug 10 05:07:57 PM PDT 24 764440694 ps
T838 /workspace/coverage/default/14.lc_ctrl_stress_all_with_rand_reset.791100405 Aug 10 05:07:01 PM PDT 24 Aug 10 05:21:09 PM PDT 24 24737859777 ps
T839 /workspace/coverage/default/18.lc_ctrl_smoke.282415963 Aug 10 05:07:12 PM PDT 24 Aug 10 05:07:14 PM PDT 24 35543664 ps
T840 /workspace/coverage/default/22.lc_ctrl_errors.1720116226 Aug 10 05:07:18 PM PDT 24 Aug 10 05:07:33 PM PDT 24 1043004425 ps
T841 /workspace/coverage/default/36.lc_ctrl_prog_failure.874760255 Aug 10 05:08:02 PM PDT 24 Aug 10 05:08:04 PM PDT 24 77734581 ps
T842 /workspace/coverage/default/43.lc_ctrl_alert_test.1482974601 Aug 10 05:08:12 PM PDT 24 Aug 10 05:08:13 PM PDT 24 20278878 ps
T843 /workspace/coverage/default/38.lc_ctrl_errors.1200989504 Aug 10 05:08:04 PM PDT 24 Aug 10 05:08:12 PM PDT 24 259496321 ps
T844 /workspace/coverage/default/13.lc_ctrl_sec_token_digest.584411302 Aug 10 05:07:04 PM PDT 24 Aug 10 05:07:19 PM PDT 24 745355268 ps
T845 /workspace/coverage/default/8.lc_ctrl_state_failure.1409824814 Aug 10 05:06:34 PM PDT 24 Aug 10 05:06:54 PM PDT 24 4639568604 ps
T846 /workspace/coverage/default/24.lc_ctrl_sec_token_digest.1171772781 Aug 10 05:07:32 PM PDT 24 Aug 10 05:07:49 PM PDT 24 589535269 ps
T847 /workspace/coverage/default/47.lc_ctrl_sec_token_mux.3700540324 Aug 10 05:08:28 PM PDT 24 Aug 10 05:08:34 PM PDT 24 483051061 ps
T848 /workspace/coverage/default/45.lc_ctrl_alert_test.3269459766 Aug 10 05:08:27 PM PDT 24 Aug 10 05:08:28 PM PDT 24 17378567 ps
T849 /workspace/coverage/default/31.lc_ctrl_state_failure.1191180033 Aug 10 05:07:50 PM PDT 24 Aug 10 05:08:19 PM PDT 24 577275442 ps
T850 /workspace/coverage/default/34.lc_ctrl_smoke.2922915043 Aug 10 05:07:51 PM PDT 24 Aug 10 05:07:52 PM PDT 24 15941419 ps
T851 /workspace/coverage/default/10.lc_ctrl_jtag_prog_failure.1613181066 Aug 10 05:06:50 PM PDT 24 Aug 10 05:06:57 PM PDT 24 1275541159 ps
T852 /workspace/coverage/default/27.lc_ctrl_volatile_unlock_smoke.2507243199 Aug 10 05:07:39 PM PDT 24 Aug 10 05:07:40 PM PDT 24 36247023 ps
T853 /workspace/coverage/default/25.lc_ctrl_smoke.2795222069 Aug 10 05:07:29 PM PDT 24 Aug 10 05:07:33 PM PDT 24 205948408 ps
T854 /workspace/coverage/default/34.lc_ctrl_errors.1095360568 Aug 10 05:07:53 PM PDT 24 Aug 10 05:08:08 PM PDT 24 1331299006 ps
T855 /workspace/coverage/default/48.lc_ctrl_sec_token_mux.3212227727 Aug 10 05:08:37 PM PDT 24 Aug 10 05:08:48 PM PDT 24 476714348 ps
T856 /workspace/coverage/default/0.lc_ctrl_prog_failure.1105944740 Aug 10 05:06:06 PM PDT 24 Aug 10 05:06:10 PM PDT 24 86942837 ps
T857 /workspace/coverage/default/45.lc_ctrl_sec_mubi.3102742630 Aug 10 05:08:25 PM PDT 24 Aug 10 05:08:36 PM PDT 24 441049497 ps
T858 /workspace/coverage/default/35.lc_ctrl_stress_all.463220666 Aug 10 05:08:03 PM PDT 24 Aug 10 05:11:34 PM PDT 24 22569141228 ps
T859 /workspace/coverage/default/0.lc_ctrl_stress_all.716730015 Aug 10 05:06:07 PM PDT 24 Aug 10 05:07:10 PM PDT 24 3662180701 ps
T860 /workspace/coverage/default/17.lc_ctrl_security_escalation.537151161 Aug 10 05:07:14 PM PDT 24 Aug 10 05:07:22 PM PDT 24 800058939 ps
T861 /workspace/coverage/default/26.lc_ctrl_smoke.613111882 Aug 10 05:07:38 PM PDT 24 Aug 10 05:07:40 PM PDT 24 17928769 ps
T862 /workspace/coverage/default/27.lc_ctrl_sec_mubi.775204311 Aug 10 05:07:40 PM PDT 24 Aug 10 05:07:51 PM PDT 24 548128180 ps
T863 /workspace/coverage/default/30.lc_ctrl_prog_failure.2599879520 Aug 10 05:07:40 PM PDT 24 Aug 10 05:07:45 PM PDT 24 308182445 ps
T864 /workspace/coverage/default/2.lc_ctrl_regwen_during_op.1322871854 Aug 10 05:06:08 PM PDT 24 Aug 10 05:06:27 PM PDT 24 1550110901 ps
T865 /workspace/coverage/default/44.lc_ctrl_sec_token_mux.2251280908 Aug 10 05:08:27 PM PDT 24 Aug 10 05:08:38 PM PDT 24 284431364 ps
T866 /workspace/coverage/default/11.lc_ctrl_state_failure.1011785140 Aug 10 05:06:48 PM PDT 24 Aug 10 05:07:14 PM PDT 24 913229252 ps
T867 /workspace/coverage/default/15.lc_ctrl_jtag_prog_failure.378491774 Aug 10 05:07:02 PM PDT 24 Aug 10 05:07:06 PM PDT 24 272897751 ps
T868 /workspace/coverage/default/13.lc_ctrl_volatile_unlock_smoke.3677561378 Aug 10 05:06:58 PM PDT 24 Aug 10 05:06:59 PM PDT 24 27835953 ps
T869 /workspace/coverage/default/3.lc_ctrl_sec_token_mux.3064425727 Aug 10 05:06:16 PM PDT 24 Aug 10 05:06:24 PM PDT 24 315170993 ps
T870 /workspace/coverage/default/29.lc_ctrl_alert_test.2653237504 Aug 10 05:07:40 PM PDT 24 Aug 10 05:07:41 PM PDT 24 46320283 ps
T871 /workspace/coverage/default/27.lc_ctrl_sec_token_mux.3563253270 Aug 10 05:07:40 PM PDT 24 Aug 10 05:07:53 PM PDT 24 708134220 ps
T872 /workspace/coverage/default/8.lc_ctrl_sec_mubi.3551485930 Aug 10 05:06:35 PM PDT 24 Aug 10 05:06:45 PM PDT 24 797942177 ps
T873 /workspace/coverage/default/29.lc_ctrl_state_post_trans.3835417009 Aug 10 05:07:40 PM PDT 24 Aug 10 05:07:47 PM PDT 24 425058941 ps
T874 /workspace/coverage/default/3.lc_ctrl_jtag_regwen_during_op.3636096797 Aug 10 05:06:19 PM PDT 24 Aug 10 05:06:42 PM PDT 24 1603219158 ps
T103 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_errors.2139108411 Aug 10 04:56:15 PM PDT 24 Aug 10 04:56:17 PM PDT 24 32987274 ps
T113 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_bit_bash.1992669157 Aug 10 04:56:12 PM PDT 24 Aug 10 04:56:25 PM PDT 24 1179911101 ps
T104 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_intg_err.3778202791 Aug 10 04:56:41 PM PDT 24 Aug 10 04:56:45 PM PDT 24 73638578 ps
T106 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_errors.30734583 Aug 10 04:56:05 PM PDT 24 Aug 10 04:56:08 PM PDT 24 38579723 ps
T109 /workspace/coverage/cover_reg_top/7.lc_ctrl_same_csr_outstanding.1315555142 Aug 10 04:56:21 PM PDT 24 Aug 10 04:56:23 PM PDT 24 22855454 ps
T105 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_intg_err.2513929153 Aug 10 04:56:40 PM PDT 24 Aug 10 04:56:43 PM PDT 24 428116933 ps
T108 /workspace/coverage/cover_reg_top/9.lc_ctrl_tl_errors.833988287 Aug 10 04:56:29 PM PDT 24 Aug 10 04:56:31 PM PDT 24 129853053 ps
T112 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3263253984 Aug 10 04:56:22 PM PDT 24 Aug 10 04:56:25 PM PDT 24 276314920 ps
T875 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_bit_bash.4015131890 Aug 10 04:56:02 PM PDT 24 Aug 10 04:56:03 PM PDT 24 87330248 ps
T876 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_rw.2821162760 Aug 10 04:56:42 PM PDT 24 Aug 10 04:56:44 PM PDT 24 15006681 ps
T187 /workspace/coverage/cover_reg_top/16.lc_ctrl_same_csr_outstanding.3730961472 Aug 10 04:56:40 PM PDT 24 Aug 10 04:56:41 PM PDT 24 36566253 ps
T142 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_aliasing.1962914689 Aug 10 04:56:03 PM PDT 24 Aug 10 04:56:05 PM PDT 24 312308089 ps
T135 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_alert_test.721365999 Aug 10 04:56:16 PM PDT 24 Aug 10 04:56:17 PM PDT 24 33571269 ps
T116 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_errors.1583101900 Aug 10 04:56:43 PM PDT 24 Aug 10 04:56:46 PM PDT 24 128717520 ps
T122 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.64984009 Aug 10 04:56:11 PM PDT 24 Aug 10 04:56:16 PM PDT 24 785174570 ps
T877 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_aliasing.126934008 Aug 10 04:56:11 PM PDT 24 Aug 10 04:56:12 PM PDT 24 31118092 ps
T107 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_intg_err.204185840 Aug 10 04:56:31 PM PDT 24 Aug 10 04:56:36 PM PDT 24 212710809 ps
T133 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_hw_reset.601472628 Aug 10 04:56:14 PM PDT 24 Aug 10 04:56:18 PM PDT 24 4353507259 ps
T134 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_hw_reset.4137267746 Aug 10 04:56:15 PM PDT 24 Aug 10 04:56:20 PM PDT 24 149741911 ps
T878 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_mem_rw_with_rand_reset.1377931570 Aug 10 04:56:31 PM PDT 24 Aug 10 04:56:32 PM PDT 24 65933086 ps
T879 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_bit_bash.1783696471 Aug 10 04:56:15 PM PDT 24 Aug 10 04:56:30 PM PDT 24 4355544613 ps
T880 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_alert_test.978590359 Aug 10 04:56:19 PM PDT 24 Aug 10 04:56:20 PM PDT 24 112447965 ps
T881 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_bit_bash.2604298848 Aug 10 04:56:12 PM PDT 24 Aug 10 04:56:14 PM PDT 24 34894116 ps
T882 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_hw_reset.263914247 Aug 10 04:56:00 PM PDT 24 Aug 10 04:56:03 PM PDT 24 611112090 ps
T127 /workspace/coverage/cover_reg_top/1.lc_ctrl_tl_intg_err.4117147920 Aug 10 04:56:04 PM PDT 24 Aug 10 04:56:09 PM PDT 24 214235805 ps
T128 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_intg_err.334867765 Aug 10 04:56:19 PM PDT 24 Aug 10 04:56:23 PM PDT 24 224786717 ps
T143 /workspace/coverage/cover_reg_top/9.lc_ctrl_same_csr_outstanding.4148409227 Aug 10 04:56:30 PM PDT 24 Aug 10 04:56:32 PM PDT 24 144484466 ps
T144 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_same_csr_outstanding.2211051119 Aug 10 04:56:16 PM PDT 24 Aug 10 04:56:18 PM PDT 24 38098292 ps
T175 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_aliasing.3443329019 Aug 10 04:56:03 PM PDT 24 Aug 10 04:56:04 PM PDT 24 162420025 ps
T883 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_alert_test.779529098 Aug 10 04:56:30 PM PDT 24 Aug 10 04:56:32 PM PDT 24 89278433 ps
T188 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_same_csr_outstanding.1089286460 Aug 10 04:56:31 PM PDT 24 Aug 10 04:56:32 PM PDT 24 49881781 ps
T176 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_hw_reset.1394718451 Aug 10 04:56:06 PM PDT 24 Aug 10 04:56:07 PM PDT 24 37513000 ps
T884 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_rw.1125026332 Aug 10 04:56:12 PM PDT 24 Aug 10 04:56:13 PM PDT 24 78062641 ps
T885 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_alert_test.543515489 Aug 10 04:56:22 PM PDT 24 Aug 10 04:56:23 PM PDT 24 64013559 ps
T886 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_aliasing.831945886 Aug 10 04:56:19 PM PDT 24 Aug 10 04:56:26 PM PDT 24 1260279222 ps
T110 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_errors.2172303201 Aug 10 04:56:41 PM PDT 24 Aug 10 04:56:45 PM PDT 24 74542718 ps
T887 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_mem_rw_with_rand_reset.3433638085 Aug 10 04:56:21 PM PDT 24 Aug 10 04:56:22 PM PDT 24 41433853 ps
T177 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_rw.171526602 Aug 10 04:56:40 PM PDT 24 Aug 10 04:56:41 PM PDT 24 18276875 ps
T888 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_aliasing.1960795121 Aug 10 04:56:02 PM PDT 24 Aug 10 04:56:08 PM PDT 24 941081764 ps
T889 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_alert_test.1282575000 Aug 10 04:56:05 PM PDT 24 Aug 10 04:56:06 PM PDT 24 207271332 ps
T189 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_same_csr_outstanding.2011992449 Aug 10 04:56:02 PM PDT 24 Aug 10 04:56:03 PM PDT 24 33610589 ps
T890 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_mem_rw_with_rand_reset.3700783077 Aug 10 04:56:44 PM PDT 24 Aug 10 04:56:46 PM PDT 24 22323100 ps
T891 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_mem_rw_with_rand_reset.1694114013 Aug 10 04:56:06 PM PDT 24 Aug 10 04:56:07 PM PDT 24 22023434 ps
T892 /workspace/coverage/cover_reg_top/10.lc_ctrl_csr_mem_rw_with_rand_reset.194177593 Aug 10 04:56:33 PM PDT 24 Aug 10 04:56:34 PM PDT 24 20224064 ps
T190 /workspace/coverage/cover_reg_top/8.lc_ctrl_same_csr_outstanding.1065693162 Aug 10 04:56:29 PM PDT 24 Aug 10 04:56:30 PM PDT 24 43063977 ps
T191 /workspace/coverage/cover_reg_top/15.lc_ctrl_same_csr_outstanding.1458603321 Aug 10 04:56:40 PM PDT 24 Aug 10 04:56:41 PM PDT 24 39998448 ps
T118 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_errors.4006679839 Aug 10 04:56:05 PM PDT 24 Aug 10 04:56:07 PM PDT 24 29055377 ps
T111 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_mem_rw_with_rand_reset.3422299066 Aug 10 04:56:32 PM PDT 24 Aug 10 04:56:34 PM PDT 24 251704530 ps
T893 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_rw.4244139638 Aug 10 04:56:22 PM PDT 24 Aug 10 04:56:24 PM PDT 24 148412745 ps
T894 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_hw_reset.381624357 Aug 10 04:56:29 PM PDT 24 Aug 10 04:56:34 PM PDT 24 3297966259 ps
T192 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_same_csr_outstanding.4266981619 Aug 10 04:56:21 PM PDT 24 Aug 10 04:56:23 PM PDT 24 45393842 ps
T120 /workspace/coverage/cover_reg_top/6.lc_ctrl_tl_intg_err.1031781419 Aug 10 04:56:19 PM PDT 24 Aug 10 04:56:21 PM PDT 24 48643768 ps
T125 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_intg_err.2566375133 Aug 10 04:56:39 PM PDT 24 Aug 10 04:56:42 PM PDT 24 259559202 ps
T895 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_errors.2935903305 Aug 10 04:56:14 PM PDT 24 Aug 10 04:56:19 PM PDT 24 379370175 ps
T896 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_errors.3582627007 Aug 10 04:56:29 PM PDT 24 Aug 10 04:56:32 PM PDT 24 193312226 ps
T897 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_errors.3618598238 Aug 10 04:56:40 PM PDT 24 Aug 10 04:56:46 PM PDT 24 130795710 ps
T898 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_bit_bash.1427251476 Aug 10 04:56:32 PM PDT 24 Aug 10 04:56:58 PM PDT 24 1303579412 ps
T193 /workspace/coverage/cover_reg_top/17.lc_ctrl_same_csr_outstanding.987232814 Aug 10 04:56:41 PM PDT 24 Aug 10 04:56:42 PM PDT 24 65259813 ps
T899 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_errors.1183584494 Aug 10 04:56:29 PM PDT 24 Aug 10 04:56:33 PM PDT 24 438982564 ps
T900 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_mem_rw_with_rand_reset.2676860144 Aug 10 04:56:03 PM PDT 24 Aug 10 04:56:04 PM PDT 24 32673083 ps
T901 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_same_csr_outstanding.2104639814 Aug 10 04:56:01 PM PDT 24 Aug 10 04:56:03 PM PDT 24 151603369 ps
T902 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_bit_bash.2073627658 Aug 10 04:56:03 PM PDT 24 Aug 10 04:56:05 PM PDT 24 116673215 ps
T903 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_alert_test.2892464586 Aug 10 04:56:30 PM PDT 24 Aug 10 04:56:32 PM PDT 24 108067861 ps
T178 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_hw_reset.2048630118 Aug 10 04:56:05 PM PDT 24 Aug 10 04:56:06 PM PDT 24 14046110 ps
T904 /workspace/coverage/cover_reg_top/8.lc_ctrl_csr_mem_rw_with_rand_reset.2507592927 Aug 10 04:56:31 PM PDT 24 Aug 10 04:56:33 PM PDT 24 30231000 ps
T905 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_mem_rw_with_rand_reset.2962198925 Aug 10 04:56:02 PM PDT 24 Aug 10 04:56:03 PM PDT 24 73704073 ps
T906 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_same_csr_outstanding.1858973647 Aug 10 04:56:33 PM PDT 24 Aug 10 04:56:34 PM PDT 24 17632640 ps
T907 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_bit_bash.2076992442 Aug 10 04:56:17 PM PDT 24 Aug 10 04:56:19 PM PDT 24 971688326 ps
T908 /workspace/coverage/cover_reg_top/3.lc_ctrl_same_csr_outstanding.2431587325 Aug 10 04:56:14 PM PDT 24 Aug 10 04:56:15 PM PDT 24 21799260 ps
T909 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_alert_test.1406601758 Aug 10 04:56:02 PM PDT 24 Aug 10 04:56:03 PM PDT 24 83825054 ps
T910 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_mem_rw_with_rand_reset.1500976689 Aug 10 04:56:38 PM PDT 24 Aug 10 04:56:40 PM PDT 24 102853560 ps
T911 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.609089065 Aug 10 04:56:12 PM PDT 24 Aug 10 04:56:15 PM PDT 24 266954931 ps
T129 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_intg_err.2745900997 Aug 10 04:56:30 PM PDT 24 Aug 10 04:56:32 PM PDT 24 61512271 ps
T912 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3048369038 Aug 10 04:56:13 PM PDT 24 Aug 10 04:56:14 PM PDT 24 234965556 ps
T119 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_intg_err.1043693731 Aug 10 04:56:43 PM PDT 24 Aug 10 04:56:45 PM PDT 24 214764229 ps
T913 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_bit_bash.3124487209 Aug 10 04:56:16 PM PDT 24 Aug 10 04:56:51 PM PDT 24 12079434995 ps
T914 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_errors.1668168940 Aug 10 04:56:40 PM PDT 24 Aug 10 04:56:42 PM PDT 24 151959394 ps
T179 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_rw.3046466328 Aug 10 04:56:43 PM PDT 24 Aug 10 04:56:44 PM PDT 24 63692377 ps
T114 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_intg_err.1804679611 Aug 10 04:56:40 PM PDT 24 Aug 10 04:56:44 PM PDT 24 663852762 ps
T180 /workspace/coverage/cover_reg_top/12.lc_ctrl_csr_rw.1168946944 Aug 10 04:56:31 PM PDT 24 Aug 10 04:56:32 PM PDT 24 52225401 ps
T915 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_rw.532807324 Aug 10 04:55:50 PM PDT 24 Aug 10 04:55:52 PM PDT 24 158926428 ps
T916 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_errors.3996908133 Aug 10 04:56:40 PM PDT 24 Aug 10 04:56:43 PM PDT 24 435545203 ps
T917 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_bit_bash.2536067031 Aug 10 04:56:05 PM PDT 24 Aug 10 04:56:07 PM PDT 24 325044153 ps
T918 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_bit_bash.1602737162 Aug 10 04:56:02 PM PDT 24 Aug 10 04:56:24 PM PDT 24 971813342 ps
T919 /workspace/coverage/cover_reg_top/12.lc_ctrl_tl_errors.2625229283 Aug 10 04:56:29 PM PDT 24 Aug 10 04:56:31 PM PDT 24 318232694 ps
T920 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_rw.1626132207 Aug 10 04:56:29 PM PDT 24 Aug 10 04:56:31 PM PDT 24 59531731 ps
T921 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_intg_err.1094305966 Aug 10 04:56:30 PM PDT 24 Aug 10 04:56:33 PM PDT 24 67592419 ps
T922 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_hw_reset.325037530 Aug 10 04:56:11 PM PDT 24 Aug 10 04:56:13 PM PDT 24 90523998 ps
T923 /workspace/coverage/cover_reg_top/19.lc_ctrl_same_csr_outstanding.3513469686 Aug 10 04:56:44 PM PDT 24 Aug 10 04:56:46 PM PDT 24 176081726 ps
T924 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_mem_rw_with_rand_reset.1946411817 Aug 10 04:56:40 PM PDT 24 Aug 10 04:56:42 PM PDT 24 23197068 ps
T123 /workspace/coverage/cover_reg_top/19.lc_ctrl_tl_intg_err.867976875 Aug 10 04:56:41 PM PDT 24 Aug 10 04:56:45 PM PDT 24 384537355 ps
T925 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_mem_rw_with_rand_reset.2440217104 Aug 10 04:56:12 PM PDT 24 Aug 10 04:56:14 PM PDT 24 35573109 ps
T117 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_intg_err.845779045 Aug 10 04:56:04 PM PDT 24 Aug 10 04:56:07 PM PDT 24 136061647 ps
T130 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_intg_err.771782494 Aug 10 04:56:21 PM PDT 24 Aug 10 04:56:23 PM PDT 24 155050098 ps
T926 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_rw.1704571805 Aug 10 04:56:31 PM PDT 24 Aug 10 04:56:32 PM PDT 24 42255008 ps
T927 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_aliasing.2772335133 Aug 10 04:56:20 PM PDT 24 Aug 10 04:56:25 PM PDT 24 369049062 ps
T928 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_aliasing.400344474 Aug 10 04:56:13 PM PDT 24 Aug 10 04:56:23 PM PDT 24 370578331 ps
T929 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_mem_rw_with_rand_reset.2470434961 Aug 10 04:56:43 PM PDT 24 Aug 10 04:56:45 PM PDT 24 20158476 ps
T930 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_hw_reset.1546725014 Aug 10 04:56:11 PM PDT 24 Aug 10 04:56:12 PM PDT 24 22793676 ps
T115 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_intg_err.3091041673 Aug 10 04:56:03 PM PDT 24 Aug 10 04:56:06 PM PDT 24 65750251 ps
T931 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_hw_reset.119967465 Aug 10 04:56:04 PM PDT 24 Aug 10 04:56:07 PM PDT 24 99017863 ps
T932 /workspace/coverage/cover_reg_top/5.lc_ctrl_same_csr_outstanding.3061755520 Aug 10 04:56:20 PM PDT 24 Aug 10 04:56:22 PM PDT 24 37116560 ps
T933 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3629544483 Aug 10 04:56:03 PM PDT 24 Aug 10 04:56:05 PM PDT 24 456704866 ps
T934 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_rw.2440742173 Aug 10 04:56:19 PM PDT 24 Aug 10 04:56:20 PM PDT 24 13300812 ps
T935 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_same_csr_outstanding.64515831 Aug 10 04:56:16 PM PDT 24 Aug 10 04:56:17 PM PDT 24 87662248 ps
T936 /workspace/coverage/cover_reg_top/4.lc_ctrl_same_csr_outstanding.3574988001 Aug 10 04:56:13 PM PDT 24 Aug 10 04:56:14 PM PDT 24 51234667 ps
T937 /workspace/coverage/cover_reg_top/2.lc_ctrl_same_csr_outstanding.4283434547 Aug 10 04:56:04 PM PDT 24 Aug 10 04:56:06 PM PDT 24 71253060 ps
T938 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3888109567 Aug 10 04:56:31 PM PDT 24 Aug 10 04:56:34 PM PDT 24 191721134 ps
T181 /workspace/coverage/cover_reg_top/10.lc_ctrl_csr_rw.2131562705 Aug 10 04:56:29 PM PDT 24 Aug 10 04:56:30 PM PDT 24 15722610 ps
T939 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_rw.2552369470 Aug 10 04:56:16 PM PDT 24 Aug 10 04:56:18 PM PDT 24 190264176 ps
T940 /workspace/coverage/cover_reg_top/7.lc_ctrl_csr_mem_rw_with_rand_reset.3273422054 Aug 10 04:56:22 PM PDT 24 Aug 10 04:56:24 PM PDT 24 32421585 ps
T941 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_alert_test.227927057 Aug 10 04:56:03 PM PDT 24 Aug 10 04:56:05 PM PDT 24 118230581 ps
T942 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_bit_bash.2879016133 Aug 10 04:56:02 PM PDT 24 Aug 10 04:56:10 PM PDT 24 2762738551 ps
T943 /workspace/coverage/cover_reg_top/0.lc_ctrl_same_csr_outstanding.2450716213 Aug 10 04:56:01 PM PDT 24 Aug 10 04:56:03 PM PDT 24 245624128 ps
T182 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_rw.2765298364 Aug 10 04:56:15 PM PDT 24 Aug 10 04:56:16 PM PDT 24 16263756 ps
T944 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_errors.1816718393 Aug 10 04:56:21 PM PDT 24 Aug 10 04:56:25 PM PDT 24 98993681 ps
T945 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_aliasing.2525330381 Aug 10 04:56:11 PM PDT 24 Aug 10 04:56:18 PM PDT 24 227148536 ps
T946 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_rw.2851665363 Aug 10 04:56:42 PM PDT 24 Aug 10 04:56:44 PM PDT 24 38274242 ps
T947 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_mem_rw_with_rand_reset.3677319229 Aug 10 04:56:21 PM PDT 24 Aug 10 04:56:23 PM PDT 24 222334711 ps
T948 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_alert_test.1847455013 Aug 10 04:56:17 PM PDT 24 Aug 10 04:56:19 PM PDT 24 162855540 ps
T183 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_hw_reset.2714152877 Aug 10 04:56:04 PM PDT 24 Aug 10 04:56:05 PM PDT 24 15699849 ps
T949 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_bit_bash.474664895 Aug 10 04:56:21 PM PDT 24 Aug 10 04:56:26 PM PDT 24 425396894 ps
T121 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_intg_err.1683639781 Aug 10 04:56:40 PM PDT 24 Aug 10 04:56:43 PM PDT 24 101292140 ps
T950 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_aliasing.1625959278 Aug 10 04:56:03 PM PDT 24 Aug 10 04:56:15 PM PDT 24 452020333 ps
T951 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_mem_rw_with_rand_reset.3352409363 Aug 10 04:56:13 PM PDT 24 Aug 10 04:56:14 PM PDT 24 63821112 ps
T952 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_aliasing.3518680342 Aug 10 04:56:30 PM PDT 24 Aug 10 04:56:40 PM PDT 24 376123843 ps
T131 /workspace/coverage/cover_reg_top/12.lc_ctrl_tl_intg_err.675401704 Aug 10 04:56:34 PM PDT 24 Aug 10 04:56:37 PM PDT 24 234382168 ps
T953 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_rw.1397887703 Aug 10 04:56:34 PM PDT 24 Aug 10 04:56:36 PM PDT 24 1147655676 ps
T954 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_same_csr_outstanding.2333470137 Aug 10 04:56:12 PM PDT 24 Aug 10 04:56:14 PM PDT 24 275078164 ps
T955 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_rw.2393247561 Aug 10 04:56:15 PM PDT 24 Aug 10 04:56:16 PM PDT 24 15589544 ps
T956 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.70486187 Aug 10 04:56:29 PM PDT 24 Aug 10 04:56:34 PM PDT 24 191797766 ps
T957 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_bit_bash.1625404111 Aug 10 04:56:21 PM PDT 24 Aug 10 04:56:29 PM PDT 24 2944052002 ps
T958 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_bit_bash.261792721 Aug 10 04:56:31 PM PDT 24 Aug 10 04:56:47 PM PDT 24 3991969541 ps
T959 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_mem_rw_with_rand_reset.634429263 Aug 10 04:56:42 PM PDT 24 Aug 10 04:56:44 PM PDT 24 20458752 ps
T960 /workspace/coverage/cover_reg_top/1.lc_ctrl_same_csr_outstanding.701131169 Aug 10 04:56:01 PM PDT 24 Aug 10 04:56:03 PM PDT 24 39133612 ps
T961 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_same_csr_outstanding.642649254 Aug 10 04:56:02 PM PDT 24 Aug 10 04:56:04 PM PDT 24 16478608 ps
T962 /workspace/coverage/cover_reg_top/6.lc_ctrl_same_csr_outstanding.826397358 Aug 10 04:56:21 PM PDT 24 Aug 10 04:56:22 PM PDT 24 15273938 ps
T963 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_rw.2737979110 Aug 10 04:56:40 PM PDT 24 Aug 10 04:56:41 PM PDT 24 14428485 ps
T964 /workspace/coverage/cover_reg_top/19.lc_ctrl_tl_errors.1829104549 Aug 10 04:56:42 PM PDT 24 Aug 10 04:56:47 PM PDT 24 660897125 ps
T965 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_rw.2688267497 Aug 10 04:56:02 PM PDT 24 Aug 10 04:56:04 PM PDT 24 131606529 ps
T966 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.257633390 Aug 10 04:56:02 PM PDT 24 Aug 10 04:56:05 PM PDT 24 95439072 ps
T967 /workspace/coverage/cover_reg_top/14.lc_ctrl_same_csr_outstanding.49507722 Aug 10 04:56:41 PM PDT 24 Aug 10 04:56:43 PM PDT 24 46511993 ps
T968 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_rw.2614880034 Aug 10 04:56:02 PM PDT 24 Aug 10 04:56:03 PM PDT 24 43356812 ps
T969 /workspace/coverage/cover_reg_top/11.lc_ctrl_same_csr_outstanding.3544104388 Aug 10 04:56:34 PM PDT 24 Aug 10 04:56:35 PM PDT 24 161964508 ps
T970 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_bit_bash.2365413449 Aug 10 04:56:00 PM PDT 24 Aug 10 04:56:11 PM PDT 24 3848635103 ps
T971 /workspace/coverage/cover_reg_top/12.lc_ctrl_same_csr_outstanding.2447793556 Aug 10 04:56:30 PM PDT 24 Aug 10 04:56:32 PM PDT 24 32582383 ps
T972 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_hw_reset.4049388008 Aug 10 04:56:30 PM PDT 24 Aug 10 04:56:32 PM PDT 24 85861365 ps
T973 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_rw.2671028022 Aug 10 04:56:21 PM PDT 24 Aug 10 04:56:23 PM PDT 24 75871824 ps
T974 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_rw.1442761779 Aug 10 04:56:03 PM PDT 24 Aug 10 04:56:04 PM PDT 24 32266198 ps
T975 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_rw.3534531361 Aug 10 04:56:29 PM PDT 24 Aug 10 04:56:30 PM PDT 24 44894067 ps
T976 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_hw_reset.1242805057 Aug 10 04:56:20 PM PDT 24 Aug 10 04:56:21 PM PDT 24 62032857 ps
T185 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_hw_reset.3031197638 Aug 10 04:56:15 PM PDT 24 Aug 10 04:56:16 PM PDT 24 50366170 ps
T977 /workspace/coverage/cover_reg_top/18.lc_ctrl_same_csr_outstanding.863719671 Aug 10 04:56:40 PM PDT 24 Aug 10 04:56:42 PM PDT 24 42999357 ps
T184 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_rw.1113775759 Aug 10 04:56:43 PM PDT 24 Aug 10 04:56:44 PM PDT 24 31675576 ps
T978 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_errors.3687812524 Aug 10 04:56:31 PM PDT 24 Aug 10 04:56:35 PM PDT 24 56166728 ps
T126 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_intg_err.3564068756 Aug 10 04:56:11 PM PDT 24 Aug 10 04:56:16 PM PDT 24 238900819 ps
T979 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_errors.407138686 Aug 10 04:56:41 PM PDT 24 Aug 10 04:56:44 PM PDT 24 82853858 ps
T980 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_aliasing.406149778 Aug 10 04:56:03 PM PDT 24 Aug 10 04:56:09 PM PDT 24 516888318 ps
T981 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_rw.550492054 Aug 10 04:56:11 PM PDT 24 Aug 10 04:56:14 PM PDT 24 1072838791 ps
T982 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_aliasing.960818490 Aug 10 04:56:14 PM PDT 24 Aug 10 04:56:15 PM PDT 24 79212692 ps
T983 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_aliasing.2975062194 Aug 10 04:56:12 PM PDT 24 Aug 10 04:56:17 PM PDT 24 735841122 ps
T984 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_alert_test.2462343284 Aug 10 04:56:10 PM PDT 24 Aug 10 04:56:13 PM PDT 24 93633295 ps
T132 /workspace/coverage/cover_reg_top/4.lc_ctrl_tl_intg_err.2891818445 Aug 10 04:56:13 PM PDT 24 Aug 10 04:56:16 PM PDT 24 118637528 ps
T985 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_aliasing.464845485 Aug 10 04:56:31 PM PDT 24 Aug 10 04:56:38 PM PDT 24 1371428273 ps
T986 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_hw_reset.1119080362 Aug 10 04:56:21 PM PDT 24 Aug 10 04:56:24 PM PDT 24 80143723 ps
T987 /workspace/coverage/cover_reg_top/4.lc_ctrl_tl_errors.2113674279 Aug 10 04:56:15 PM PDT 24 Aug 10 04:56:18 PM PDT 24 65898311 ps
T988 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_mem_rw_with_rand_reset.2123095632 Aug 10 04:56:40 PM PDT 24 Aug 10 04:56:42 PM PDT 24 37034795 ps
T989 /workspace/coverage/cover_reg_top/1.lc_ctrl_tl_errors.1210330712 Aug 10 04:56:03 PM PDT 24 Aug 10 04:56:05 PM PDT 24 309280919 ps
T990 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_rw.3531132392 Aug 10 04:56:20 PM PDT 24 Aug 10 04:56:21 PM PDT 24 20865613 ps
T124 /workspace/coverage/cover_reg_top/9.lc_ctrl_tl_intg_err.572941853 Aug 10 04:56:30 PM PDT 24 Aug 10 04:56:36 PM PDT 24 237487243 ps
T991 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_rw.895460580 Aug 10 04:56:02 PM PDT 24 Aug 10 04:56:03 PM PDT 24 173048391 ps
T992 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_mem_rw_with_rand_reset.62109377 Aug 10 04:56:42 PM PDT 24 Aug 10 04:56:43 PM PDT 24 120950533 ps
T993 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_rw.845939887 Aug 10 04:56:40 PM PDT 24 Aug 10 04:56:41 PM PDT 24 28520809 ps
T186 /workspace/coverage/cover_reg_top/8.lc_ctrl_csr_rw.2201448079 Aug 10 04:56:29 PM PDT 24 Aug 10 04:56:30 PM PDT 24 101967812 ps
T994 /workspace/coverage/cover_reg_top/6.lc_ctrl_tl_errors.2362416163 Aug 10 04:56:19 PM PDT 24 Aug 10 04:56:22 PM PDT 24 490914709 ps
T995 /workspace/coverage/cover_reg_top/13.lc_ctrl_same_csr_outstanding.815227175 Aug 10 04:56:40 PM PDT 24 Aug 10 04:56:41 PM PDT 24 73007166 ps
T996 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_hw_reset.2157807795 Aug 10 04:56:06 PM PDT 24 Aug 10 04:56:09 PM PDT 24 463605144 ps
T997 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.4130352836 Aug 10 04:56:21 PM PDT 24 Aug 10 04:56:23 PM PDT 24 108380496 ps
T998 /workspace/coverage/cover_reg_top/7.lc_ctrl_csr_rw.3919717927 Aug 10 04:56:21 PM PDT 24 Aug 10 04:56:22 PM PDT 24 12682304 ps
T999 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_aliasing.2815507331 Aug 10 04:56:02 PM PDT 24 Aug 10 04:56:03 PM PDT 24 25076522 ps
T1000 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_rw.1144834078 Aug 10 04:56:03 PM PDT 24 Aug 10 04:56:04 PM PDT 24 14552238 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%