Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
96.87 97.99 95.68 93.40 97.67 98.55 98.51 96.29


Total test records in report: 1001
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html

T820 /workspace/coverage/default/19.lc_ctrl_jtag_prog_failure.3563060919 Aug 11 06:32:28 PM PDT 24 Aug 11 06:32:33 PM PDT 24 329944113 ps
T821 /workspace/coverage/default/6.lc_ctrl_jtag_errors.3451390622 Aug 11 06:31:00 PM PDT 24 Aug 11 06:31:50 PM PDT 24 3195791623 ps
T822 /workspace/coverage/default/31.lc_ctrl_state_post_trans.3532813640 Aug 11 06:33:08 PM PDT 24 Aug 11 06:33:15 PM PDT 24 67957412 ps
T823 /workspace/coverage/default/43.lc_ctrl_errors.254845692 Aug 11 06:33:47 PM PDT 24 Aug 11 06:34:04 PM PDT 24 2011533250 ps
T824 /workspace/coverage/default/42.lc_ctrl_smoke.2566464348 Aug 11 06:33:41 PM PDT 24 Aug 11 06:33:43 PM PDT 24 138191521 ps
T825 /workspace/coverage/default/38.lc_ctrl_sec_mubi.2031590683 Aug 11 06:33:34 PM PDT 24 Aug 11 06:33:54 PM PDT 24 4261810282 ps
T826 /workspace/coverage/default/11.lc_ctrl_jtag_state_failure.1251176125 Aug 11 06:31:41 PM PDT 24 Aug 11 06:32:12 PM PDT 24 1211432913 ps
T827 /workspace/coverage/default/12.lc_ctrl_jtag_errors.1389316317 Aug 11 06:31:51 PM PDT 24 Aug 11 06:32:24 PM PDT 24 17826354717 ps
T828 /workspace/coverage/default/30.lc_ctrl_sec_mubi.3385412289 Aug 11 06:33:07 PM PDT 24 Aug 11 06:33:23 PM PDT 24 1048722409 ps
T829 /workspace/coverage/default/43.lc_ctrl_volatile_unlock_smoke.1564760694 Aug 11 06:33:49 PM PDT 24 Aug 11 06:33:50 PM PDT 24 75799675 ps
T830 /workspace/coverage/default/4.lc_ctrl_state_failure.4020061854 Aug 11 06:30:40 PM PDT 24 Aug 11 06:31:03 PM PDT 24 459965819 ps
T831 /workspace/coverage/default/17.lc_ctrl_stress_all.460501279 Aug 11 06:32:14 PM PDT 24 Aug 11 06:33:32 PM PDT 24 4847330766 ps
T832 /workspace/coverage/default/3.lc_ctrl_sec_token_mux.1833291760 Aug 11 06:30:34 PM PDT 24 Aug 11 06:30:41 PM PDT 24 231737037 ps
T833 /workspace/coverage/default/44.lc_ctrl_state_failure.78671727 Aug 11 06:33:51 PM PDT 24 Aug 11 06:34:14 PM PDT 24 201331514 ps
T834 /workspace/coverage/default/46.lc_ctrl_state_failure.720846548 Aug 11 06:33:54 PM PDT 24 Aug 11 06:34:20 PM PDT 24 545712668 ps
T835 /workspace/coverage/default/5.lc_ctrl_sec_token_digest.2377509454 Aug 11 06:30:52 PM PDT 24 Aug 11 06:31:01 PM PDT 24 261798151 ps
T836 /workspace/coverage/default/11.lc_ctrl_volatile_unlock_smoke.746878055 Aug 11 06:31:38 PM PDT 24 Aug 11 06:31:39 PM PDT 24 157384127 ps
T67 /workspace/coverage/default/10.lc_ctrl_jtag_smoke.2379006266 Aug 11 06:31:37 PM PDT 24 Aug 11 06:31:57 PM PDT 24 3151363628 ps
T837 /workspace/coverage/default/46.lc_ctrl_volatile_unlock_smoke.3151974196 Aug 11 06:33:53 PM PDT 24 Aug 11 06:33:54 PM PDT 24 35735649 ps
T838 /workspace/coverage/default/40.lc_ctrl_stress_all.317404388 Aug 11 06:33:40 PM PDT 24 Aug 11 06:35:35 PM PDT 24 12873398470 ps
T839 /workspace/coverage/default/7.lc_ctrl_regwen_during_op.4143252678 Aug 11 06:31:14 PM PDT 24 Aug 11 06:31:27 PM PDT 24 190805497 ps
T840 /workspace/coverage/default/39.lc_ctrl_security_escalation.1992858800 Aug 11 06:33:37 PM PDT 24 Aug 11 06:33:51 PM PDT 24 1566649233 ps
T841 /workspace/coverage/default/39.lc_ctrl_sec_mubi.2008698958 Aug 11 06:33:36 PM PDT 24 Aug 11 06:33:49 PM PDT 24 1813435118 ps
T842 /workspace/coverage/default/14.lc_ctrl_sec_token_digest.3155732733 Aug 11 06:31:59 PM PDT 24 Aug 11 06:32:09 PM PDT 24 227131386 ps
T843 /workspace/coverage/default/0.lc_ctrl_security_escalation.1927720541 Aug 11 06:29:41 PM PDT 24 Aug 11 06:29:47 PM PDT 24 226008773 ps
T844 /workspace/coverage/default/5.lc_ctrl_jtag_state_failure.849071701 Aug 11 06:30:53 PM PDT 24 Aug 11 06:31:58 PM PDT 24 2483345817 ps
T845 /workspace/coverage/default/0.lc_ctrl_jtag_prog_failure.1880161885 Aug 11 06:29:46 PM PDT 24 Aug 11 06:30:00 PM PDT 24 1964425857 ps
T846 /workspace/coverage/default/1.lc_ctrl_alert_test.74176675 Aug 11 06:30:10 PM PDT 24 Aug 11 06:30:11 PM PDT 24 39969800 ps
T847 /workspace/coverage/default/7.lc_ctrl_state_failure.2464646836 Aug 11 06:31:06 PM PDT 24 Aug 11 06:31:28 PM PDT 24 454200215 ps
T848 /workspace/coverage/default/36.lc_ctrl_smoke.4032866658 Aug 11 06:33:25 PM PDT 24 Aug 11 06:33:29 PM PDT 24 98734446 ps
T849 /workspace/coverage/default/7.lc_ctrl_alert_test.1816748692 Aug 11 06:31:14 PM PDT 24 Aug 11 06:31:15 PM PDT 24 54091146 ps
T850 /workspace/coverage/default/28.lc_ctrl_stress_all_with_rand_reset.567344359 Aug 11 06:33:01 PM PDT 24 Aug 11 06:43:23 PM PDT 24 32508452208 ps
T851 /workspace/coverage/default/5.lc_ctrl_alert_test.1448290561 Aug 11 06:30:51 PM PDT 24 Aug 11 06:30:53 PM PDT 24 49930911 ps
T852 /workspace/coverage/default/46.lc_ctrl_sec_mubi.1596870437 Aug 11 06:33:53 PM PDT 24 Aug 11 06:34:10 PM PDT 24 1680273048 ps
T853 /workspace/coverage/default/21.lc_ctrl_sec_token_mux.1525875365 Aug 11 06:32:35 PM PDT 24 Aug 11 06:32:48 PM PDT 24 1357013381 ps
T854 /workspace/coverage/default/23.lc_ctrl_stress_all.2422014147 Aug 11 06:32:41 PM PDT 24 Aug 11 06:34:34 PM PDT 24 3016383632 ps
T855 /workspace/coverage/default/26.lc_ctrl_state_failure.2813304073 Aug 11 06:32:48 PM PDT 24 Aug 11 06:33:14 PM PDT 24 356602468 ps
T856 /workspace/coverage/default/28.lc_ctrl_sec_mubi.722407322 Aug 11 06:33:04 PM PDT 24 Aug 11 06:33:20 PM PDT 24 662473654 ps
T857 /workspace/coverage/default/33.lc_ctrl_security_escalation.2539108405 Aug 11 06:33:16 PM PDT 24 Aug 11 06:33:25 PM PDT 24 599499892 ps
T858 /workspace/coverage/default/4.lc_ctrl_sec_token_digest.552725883 Aug 11 06:30:48 PM PDT 24 Aug 11 06:30:56 PM PDT 24 1059553828 ps
T859 /workspace/coverage/default/1.lc_ctrl_smoke.999154260 Aug 11 06:29:58 PM PDT 24 Aug 11 06:30:00 PM PDT 24 28850179 ps
T860 /workspace/coverage/default/14.lc_ctrl_stress_all.2961387371 Aug 11 06:32:02 PM PDT 24 Aug 11 06:37:09 PM PDT 24 9393622263 ps
T861 /workspace/coverage/default/40.lc_ctrl_sec_token_digest.2887508935 Aug 11 06:33:41 PM PDT 24 Aug 11 06:33:52 PM PDT 24 386997907 ps
T862 /workspace/coverage/default/32.lc_ctrl_prog_failure.4189517500 Aug 11 06:33:15 PM PDT 24 Aug 11 06:33:19 PM PDT 24 87392566 ps
T863 /workspace/coverage/default/6.lc_ctrl_jtag_prog_failure.3447316533 Aug 11 06:31:06 PM PDT 24 Aug 11 06:31:14 PM PDT 24 6073427817 ps
T864 /workspace/coverage/default/4.lc_ctrl_jtag_access.2493718361 Aug 11 06:30:47 PM PDT 24 Aug 11 06:30:51 PM PDT 24 309394900 ps
T865 /workspace/coverage/default/4.lc_ctrl_jtag_state_failure.558719528 Aug 11 06:30:40 PM PDT 24 Aug 11 06:31:59 PM PDT 24 4966278783 ps
T866 /workspace/coverage/default/44.lc_ctrl_stress_all.1611675919 Aug 11 06:33:52 PM PDT 24 Aug 11 06:34:07 PM PDT 24 2955262808 ps
T867 /workspace/coverage/default/15.lc_ctrl_sec_mubi.3971652820 Aug 11 06:32:05 PM PDT 24 Aug 11 06:32:13 PM PDT 24 834577638 ps
T868 /workspace/coverage/default/6.lc_ctrl_regwen_during_op.1012431902 Aug 11 06:30:59 PM PDT 24 Aug 11 06:31:08 PM PDT 24 4894325835 ps
T869 /workspace/coverage/default/10.lc_ctrl_jtag_errors.1449692571 Aug 11 06:31:39 PM PDT 24 Aug 11 06:32:10 PM PDT 24 7681756203 ps
T870 /workspace/coverage/default/35.lc_ctrl_stress_all.1523127922 Aug 11 06:33:21 PM PDT 24 Aug 11 06:34:51 PM PDT 24 14907571253 ps
T871 /workspace/coverage/default/40.lc_ctrl_smoke.915320966 Aug 11 06:33:39 PM PDT 24 Aug 11 06:33:42 PM PDT 24 145129084 ps
T872 /workspace/coverage/default/6.lc_ctrl_jtag_regwen_during_op.60468577 Aug 11 06:31:07 PM PDT 24 Aug 11 06:31:35 PM PDT 24 2126529328 ps
T873 /workspace/coverage/default/4.lc_ctrl_volatile_unlock_smoke.3837247477 Aug 11 06:30:41 PM PDT 24 Aug 11 06:30:42 PM PDT 24 17615040 ps
T874 /workspace/coverage/default/12.lc_ctrl_security_escalation.2907067697 Aug 11 06:31:47 PM PDT 24 Aug 11 06:31:54 PM PDT 24 198887705 ps
T875 /workspace/coverage/default/37.lc_ctrl_volatile_unlock_smoke.1551359418 Aug 11 06:33:30 PM PDT 24 Aug 11 06:33:31 PM PDT 24 16750362 ps
T876 /workspace/coverage/default/38.lc_ctrl_volatile_unlock_smoke.4267468039 Aug 11 06:33:32 PM PDT 24 Aug 11 06:33:33 PM PDT 24 11836459 ps
T877 /workspace/coverage/default/27.lc_ctrl_alert_test.2301048579 Aug 11 06:32:56 PM PDT 24 Aug 11 06:32:57 PM PDT 24 54254177 ps
T878 /workspace/coverage/default/46.lc_ctrl_sec_token_mux.1386728826 Aug 11 06:33:58 PM PDT 24 Aug 11 06:34:06 PM PDT 24 299029967 ps
T156 /workspace/coverage/default/14.lc_ctrl_stress_all_with_rand_reset.3583846171 Aug 11 06:31:58 PM PDT 24 Aug 11 06:33:50 PM PDT 24 6410274130 ps
T879 /workspace/coverage/default/4.lc_ctrl_security_escalation.3254030307 Aug 11 06:30:42 PM PDT 24 Aug 11 06:30:55 PM PDT 24 315827695 ps
T218 /workspace/coverage/default/6.lc_ctrl_claim_transition_if.3805833161 Aug 11 06:31:09 PM PDT 24 Aug 11 06:31:10 PM PDT 24 15340057 ps
T880 /workspace/coverage/default/1.lc_ctrl_jtag_regwen_during_op.1871286098 Aug 11 06:30:10 PM PDT 24 Aug 11 06:30:36 PM PDT 24 1638449289 ps
T881 /workspace/coverage/default/15.lc_ctrl_jtag_access.2365809344 Aug 11 06:32:04 PM PDT 24 Aug 11 06:32:10 PM PDT 24 1879515868 ps
T882 /workspace/coverage/default/48.lc_ctrl_sec_token_mux.1935172327 Aug 11 06:34:00 PM PDT 24 Aug 11 06:34:11 PM PDT 24 1254702441 ps
T115 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_bit_bash.2538882663 Aug 11 05:34:07 PM PDT 24 Aug 11 05:34:16 PM PDT 24 831329473 ps
T100 /workspace/coverage/cover_reg_top/12.lc_ctrl_tl_errors.3415445671 Aug 11 05:34:46 PM PDT 24 Aug 11 05:34:48 PM PDT 24 125108940 ps
T107 /workspace/coverage/cover_reg_top/18.lc_ctrl_same_csr_outstanding.4141973461 Aug 11 05:34:56 PM PDT 24 Aug 11 05:34:58 PM PDT 24 157570680 ps
T138 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_alert_test.548727901 Aug 11 05:34:25 PM PDT 24 Aug 11 05:34:26 PM PDT 24 129733956 ps
T116 /workspace/coverage/cover_reg_top/4.lc_ctrl_same_csr_outstanding.212871601 Aug 11 05:34:25 PM PDT 24 Aug 11 05:34:26 PM PDT 24 97000974 ps
T136 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_rw.2649369995 Aug 11 05:34:19 PM PDT 24 Aug 11 05:34:20 PM PDT 24 54326395 ps
T103 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_mem_rw_with_rand_reset.829655268 Aug 11 05:34:53 PM PDT 24 Aug 11 05:34:54 PM PDT 24 84407040 ps
T108 /workspace/coverage/cover_reg_top/8.lc_ctrl_same_csr_outstanding.2765863394 Aug 11 05:34:39 PM PDT 24 Aug 11 05:34:41 PM PDT 24 79216836 ps
T101 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_errors.624253801 Aug 11 05:34:20 PM PDT 24 Aug 11 05:34:22 PM PDT 24 90585706 ps
T883 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_bit_bash.4171350617 Aug 11 05:34:18 PM PDT 24 Aug 11 05:34:20 PM PDT 24 65897832 ps
T157 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_mem_rw_with_rand_reset.799581944 Aug 11 05:34:52 PM PDT 24 Aug 11 05:34:54 PM PDT 24 75878969 ps
T102 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_intg_err.456822303 Aug 11 05:34:52 PM PDT 24 Aug 11 05:34:55 PM PDT 24 63387368 ps
T106 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1904079604 Aug 11 05:34:40 PM PDT 24 Aug 11 05:34:44 PM PDT 24 315786920 ps
T109 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_mem_rw_with_rand_reset.2564020413 Aug 11 05:34:45 PM PDT 24 Aug 11 05:34:46 PM PDT 24 18077265 ps
T194 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_aliasing.28377657 Aug 11 05:34:32 PM PDT 24 Aug 11 05:34:34 PM PDT 24 74476189 ps
T210 /workspace/coverage/cover_reg_top/6.lc_ctrl_same_csr_outstanding.3530984458 Aug 11 05:34:36 PM PDT 24 Aug 11 05:34:38 PM PDT 24 40620432 ps
T104 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_intg_err.1412364206 Aug 11 05:34:32 PM PDT 24 Aug 11 05:34:35 PM PDT 24 289499966 ps
T114 /workspace/coverage/cover_reg_top/9.lc_ctrl_tl_errors.1019616476 Aug 11 05:34:38 PM PDT 24 Aug 11 05:34:41 PM PDT 24 47309931 ps
T137 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_hw_reset.2228348532 Aug 11 05:34:30 PM PDT 24 Aug 11 05:34:32 PM PDT 24 291637403 ps
T211 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_same_csr_outstanding.2617078786 Aug 11 05:34:18 PM PDT 24 Aug 11 05:34:20 PM PDT 24 67545797 ps
T884 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_rw.180717625 Aug 11 05:34:40 PM PDT 24 Aug 11 05:34:42 PM PDT 24 559994188 ps
T885 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_rw.2556384074 Aug 11 05:34:51 PM PDT 24 Aug 11 05:34:52 PM PDT 24 24480646 ps
T195 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_rw.4193467716 Aug 11 05:34:39 PM PDT 24 Aug 11 05:34:40 PM PDT 24 20045730 ps
T146 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_bit_bash.3372864823 Aug 11 05:34:12 PM PDT 24 Aug 11 05:34:14 PM PDT 24 166389157 ps
T129 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_mem_rw_with_rand_reset.2158947032 Aug 11 05:34:53 PM PDT 24 Aug 11 05:34:55 PM PDT 24 25635286 ps
T105 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_intg_err.2291169265 Aug 11 05:34:13 PM PDT 24 Aug 11 05:34:16 PM PDT 24 916458602 ps
T147 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_same_csr_outstanding.679580262 Aug 11 05:34:26 PM PDT 24 Aug 11 05:34:28 PM PDT 24 228421297 ps
T148 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_mem_rw_with_rand_reset.1685619580 Aug 11 05:34:58 PM PDT 24 Aug 11 05:34:59 PM PDT 24 122853867 ps
T886 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_hw_reset.982485540 Aug 11 05:34:27 PM PDT 24 Aug 11 05:34:29 PM PDT 24 499327744 ps
T887 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2047379656 Aug 11 05:34:12 PM PDT 24 Aug 11 05:34:15 PM PDT 24 68525511 ps
T888 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2836702363 Aug 11 05:34:26 PM PDT 24 Aug 11 05:34:28 PM PDT 24 49745811 ps
T196 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_hw_reset.3258917545 Aug 11 05:34:27 PM PDT 24 Aug 11 05:34:28 PM PDT 24 17485856 ps
T889 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_aliasing.3170617485 Aug 11 05:34:07 PM PDT 24 Aug 11 05:34:13 PM PDT 24 192349338 ps
T890 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_hw_reset.2501208462 Aug 11 05:34:23 PM PDT 24 Aug 11 05:34:26 PM PDT 24 505062442 ps
T122 /workspace/coverage/cover_reg_top/9.lc_ctrl_tl_intg_err.2194502981 Aug 11 05:34:47 PM PDT 24 Aug 11 05:34:50 PM PDT 24 241921860 ps
T891 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_rw.4078008699 Aug 11 05:34:08 PM PDT 24 Aug 11 05:34:10 PM PDT 24 211546470 ps
T892 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_aliasing.2080498880 Aug 11 05:34:20 PM PDT 24 Aug 11 05:34:25 PM PDT 24 2043817992 ps
T893 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.670470396 Aug 11 05:34:31 PM PDT 24 Aug 11 05:34:34 PM PDT 24 311009236 ps
T121 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_mem_rw_with_rand_reset.1916555503 Aug 11 05:34:53 PM PDT 24 Aug 11 05:34:55 PM PDT 24 37108840 ps
T894 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_bit_bash.4051764643 Aug 11 05:34:17 PM PDT 24 Aug 11 05:34:38 PM PDT 24 4135644300 ps
T118 /workspace/coverage/cover_reg_top/7.lc_ctrl_csr_mem_rw_with_rand_reset.232463325 Aug 11 05:34:41 PM PDT 24 Aug 11 05:34:43 PM PDT 24 83941008 ps
T119 /workspace/coverage/cover_reg_top/6.lc_ctrl_tl_errors.4118883664 Aug 11 05:34:33 PM PDT 24 Aug 11 05:34:37 PM PDT 24 104292753 ps
T149 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_bit_bash.207087272 Aug 11 05:34:08 PM PDT 24 Aug 11 05:34:11 PM PDT 24 1445262564 ps
T197 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_hw_reset.503385700 Aug 11 05:34:08 PM PDT 24 Aug 11 05:34:09 PM PDT 24 54237504 ps
T212 /workspace/coverage/cover_reg_top/14.lc_ctrl_same_csr_outstanding.294618339 Aug 11 05:34:50 PM PDT 24 Aug 11 05:34:51 PM PDT 24 80870851 ps
T213 /workspace/coverage/cover_reg_top/17.lc_ctrl_same_csr_outstanding.1910184609 Aug 11 05:34:54 PM PDT 24 Aug 11 05:34:55 PM PDT 24 110693773 ps
T198 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_rw.2681113226 Aug 11 05:34:26 PM PDT 24 Aug 11 05:34:27 PM PDT 24 51237108 ps
T130 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_intg_err.178630673 Aug 11 05:34:52 PM PDT 24 Aug 11 05:35:00 PM PDT 24 1379031283 ps
T895 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_hw_reset.2219488358 Aug 11 05:34:12 PM PDT 24 Aug 11 05:34:13 PM PDT 24 19790098 ps
T199 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_aliasing.282048975 Aug 11 05:34:15 PM PDT 24 Aug 11 05:34:17 PM PDT 24 46404724 ps
T110 /workspace/coverage/cover_reg_top/4.lc_ctrl_tl_errors.1911180845 Aug 11 05:34:27 PM PDT 24 Aug 11 05:34:31 PM PDT 24 553192279 ps
T896 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_alert_test.4129666779 Aug 11 05:34:12 PM PDT 24 Aug 11 05:34:13 PM PDT 24 30680710 ps
T214 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_same_csr_outstanding.3929543486 Aug 11 05:34:29 PM PDT 24 Aug 11 05:34:31 PM PDT 24 115706147 ps
T897 /workspace/coverage/cover_reg_top/7.lc_ctrl_same_csr_outstanding.870833996 Aug 11 05:34:38 PM PDT 24 Aug 11 05:34:39 PM PDT 24 20927012 ps
T200 /workspace/coverage/cover_reg_top/8.lc_ctrl_csr_rw.1759387116 Aug 11 05:34:37 PM PDT 24 Aug 11 05:34:39 PM PDT 24 48043528 ps
T898 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_aliasing.3342327808 Aug 11 05:34:12 PM PDT 24 Aug 11 05:34:18 PM PDT 24 192102390 ps
T899 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_bit_bash.1482459367 Aug 11 05:34:25 PM PDT 24 Aug 11 05:34:32 PM PDT 24 1549381054 ps
T900 /workspace/coverage/cover_reg_top/1.lc_ctrl_same_csr_outstanding.3908507785 Aug 11 05:34:16 PM PDT 24 Aug 11 05:34:17 PM PDT 24 88901927 ps
T901 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_same_csr_outstanding.3253196032 Aug 11 05:34:25 PM PDT 24 Aug 11 05:34:27 PM PDT 24 107591152 ps
T902 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_errors.3277362280 Aug 11 05:34:26 PM PDT 24 Aug 11 05:34:29 PM PDT 24 223723331 ps
T903 /workspace/coverage/cover_reg_top/12.lc_ctrl_same_csr_outstanding.2199417148 Aug 11 05:34:46 PM PDT 24 Aug 11 05:34:48 PM PDT 24 76868789 ps
T904 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_alert_test.3133119928 Aug 11 05:34:15 PM PDT 24 Aug 11 05:34:16 PM PDT 24 25254055 ps
T201 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_aliasing.3009029029 Aug 11 05:34:12 PM PDT 24 Aug 11 05:34:14 PM PDT 24 213305799 ps
T905 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_bit_bash.3377533061 Aug 11 05:34:20 PM PDT 24 Aug 11 05:34:22 PM PDT 24 69492400 ps
T906 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_rw.2348924006 Aug 11 05:34:26 PM PDT 24 Aug 11 05:34:27 PM PDT 24 12484847 ps
T111 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_intg_err.1155004259 Aug 11 05:34:53 PM PDT 24 Aug 11 05:34:56 PM PDT 24 80752845 ps
T907 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_rw.1478353128 Aug 11 05:34:14 PM PDT 24 Aug 11 05:34:15 PM PDT 24 17760152 ps
T908 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_alert_test.2589384893 Aug 11 05:34:42 PM PDT 24 Aug 11 05:34:45 PM PDT 24 291864998 ps
T909 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_rw.2268744826 Aug 11 05:34:34 PM PDT 24 Aug 11 05:34:35 PM PDT 24 68778360 ps
T910 /workspace/coverage/cover_reg_top/19.lc_ctrl_same_csr_outstanding.1423694068 Aug 11 05:34:54 PM PDT 24 Aug 11 05:34:56 PM PDT 24 89210865 ps
T124 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_intg_err.1565707451 Aug 11 05:34:24 PM PDT 24 Aug 11 05:34:27 PM PDT 24 438694508 ps
T911 /workspace/coverage/cover_reg_top/3.lc_ctrl_same_csr_outstanding.401938488 Aug 11 05:34:21 PM PDT 24 Aug 11 05:34:23 PM PDT 24 184024961 ps
T912 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_mem_rw_with_rand_reset.2756802722 Aug 11 05:34:13 PM PDT 24 Aug 11 05:34:14 PM PDT 24 23442108 ps
T913 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2725318707 Aug 11 05:34:16 PM PDT 24 Aug 11 05:34:18 PM PDT 24 346079568 ps
T914 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_same_csr_outstanding.1451593968 Aug 11 05:34:14 PM PDT 24 Aug 11 05:34:15 PM PDT 24 148691149 ps
T915 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_errors.628934920 Aug 11 05:34:09 PM PDT 24 Aug 11 05:34:11 PM PDT 24 41060328 ps
T916 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_hw_reset.2280475147 Aug 11 05:34:14 PM PDT 24 Aug 11 05:34:15 PM PDT 24 55040455 ps
T917 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_errors.503645065 Aug 11 05:34:37 PM PDT 24 Aug 11 05:34:40 PM PDT 24 64849045 ps
T918 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_same_csr_outstanding.2407766469 Aug 11 05:34:39 PM PDT 24 Aug 11 05:34:40 PM PDT 24 68284853 ps
T919 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_alert_test.1846914990 Aug 11 05:34:32 PM PDT 24 Aug 11 05:34:34 PM PDT 24 531370082 ps
T920 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_bit_bash.34276678 Aug 11 05:34:40 PM PDT 24 Aug 11 05:34:46 PM PDT 24 2535563726 ps
T133 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_hw_reset.1085118922 Aug 11 05:34:12 PM PDT 24 Aug 11 05:34:14 PM PDT 24 233968329 ps
T921 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_mem_rw_with_rand_reset.650185112 Aug 11 05:34:38 PM PDT 24 Aug 11 05:34:40 PM PDT 24 16365560 ps
T922 /workspace/coverage/cover_reg_top/16.lc_ctrl_same_csr_outstanding.3275711782 Aug 11 05:34:57 PM PDT 24 Aug 11 05:34:58 PM PDT 24 27480497 ps
T134 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1321068338 Aug 11 05:34:27 PM PDT 24 Aug 11 05:34:29 PM PDT 24 310871587 ps
T923 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_errors.2164750043 Aug 11 05:34:39 PM PDT 24 Aug 11 05:34:41 PM PDT 24 33273023 ps
T924 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_hw_reset.1667536841 Aug 11 05:34:13 PM PDT 24 Aug 11 05:34:16 PM PDT 24 155504850 ps
T135 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_aliasing.3618396903 Aug 11 05:34:32 PM PDT 24 Aug 11 05:34:50 PM PDT 24 3133709719 ps
T925 /workspace/coverage/cover_reg_top/8.lc_ctrl_csr_mem_rw_with_rand_reset.1695281010 Aug 11 05:34:39 PM PDT 24 Aug 11 05:34:40 PM PDT 24 19374129 ps
T926 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_hw_reset.2610025638 Aug 11 05:34:26 PM PDT 24 Aug 11 05:34:28 PM PDT 24 115063457 ps
T927 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_aliasing.4154109107 Aug 11 05:34:39 PM PDT 24 Aug 11 05:34:43 PM PDT 24 368777407 ps
T928 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_rw.571667973 Aug 11 05:34:29 PM PDT 24 Aug 11 05:34:30 PM PDT 24 279932674 ps
T117 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_intg_err.3743339907 Aug 11 05:34:46 PM PDT 24 Aug 11 05:34:49 PM PDT 24 281396152 ps
T929 /workspace/coverage/cover_reg_top/11.lc_ctrl_same_csr_outstanding.434834462 Aug 11 05:34:47 PM PDT 24 Aug 11 05:34:48 PM PDT 24 25595546 ps
T930 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_bit_bash.3292094499 Aug 11 05:34:12 PM PDT 24 Aug 11 05:34:18 PM PDT 24 495400171 ps
T931 /workspace/coverage/cover_reg_top/15.lc_ctrl_same_csr_outstanding.1244108765 Aug 11 05:34:54 PM PDT 24 Aug 11 05:34:55 PM PDT 24 26133938 ps
T125 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_intg_err.335804074 Aug 11 05:34:09 PM PDT 24 Aug 11 05:34:12 PM PDT 24 75051624 ps
T932 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_mem_rw_with_rand_reset.2973271383 Aug 11 05:34:22 PM PDT 24 Aug 11 05:34:23 PM PDT 24 124658595 ps
T202 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_rw.3074751294 Aug 11 05:34:44 PM PDT 24 Aug 11 05:34:45 PM PDT 24 32249344 ps
T933 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_same_csr_outstanding.2518627555 Aug 11 05:34:40 PM PDT 24 Aug 11 05:34:41 PM PDT 24 70773779 ps
T203 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_aliasing.2593655600 Aug 11 05:34:21 PM PDT 24 Aug 11 05:34:22 PM PDT 24 69868043 ps
T120 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_intg_err.487525450 Aug 11 05:34:47 PM PDT 24 Aug 11 05:34:50 PM PDT 24 57598662 ps
T934 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_aliasing.3614791847 Aug 11 05:34:49 PM PDT 24 Aug 11 05:34:52 PM PDT 24 632294559 ps
T935 /workspace/coverage/cover_reg_top/19.lc_ctrl_tl_errors.2058075832 Aug 11 05:34:51 PM PDT 24 Aug 11 05:34:54 PM PDT 24 40994151 ps
T936 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_errors.3734590375 Aug 11 05:34:53 PM PDT 24 Aug 11 05:34:55 PM PDT 24 52858887 ps
T204 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_rw.1927530397 Aug 11 05:34:10 PM PDT 24 Aug 11 05:34:11 PM PDT 24 15380088 ps
T937 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_rw.984037063 Aug 11 05:34:27 PM PDT 24 Aug 11 05:34:29 PM PDT 24 80156166 ps
T938 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_mem_rw_with_rand_reset.2285292668 Aug 11 05:34:45 PM PDT 24 Aug 11 05:34:47 PM PDT 24 25413504 ps
T112 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_intg_err.3455813165 Aug 11 05:34:49 PM PDT 24 Aug 11 05:34:51 PM PDT 24 317288129 ps
T939 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_hw_reset.3029887318 Aug 11 05:34:21 PM PDT 24 Aug 11 05:34:23 PM PDT 24 46414548 ps
T940 /workspace/coverage/cover_reg_top/1.lc_ctrl_tl_errors.1072953631 Aug 11 05:34:15 PM PDT 24 Aug 11 05:34:18 PM PDT 24 134812913 ps
T941 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_same_csr_outstanding.3002552313 Aug 11 05:34:33 PM PDT 24 Aug 11 05:34:35 PM PDT 24 46484184 ps
T113 /workspace/coverage/cover_reg_top/19.lc_ctrl_tl_intg_err.3610309693 Aug 11 05:34:53 PM PDT 24 Aug 11 05:34:55 PM PDT 24 58798412 ps
T205 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_rw.52292605 Aug 11 05:34:21 PM PDT 24 Aug 11 05:34:22 PM PDT 24 22460063 ps
T942 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2545608446 Aug 11 05:34:12 PM PDT 24 Aug 11 05:34:14 PM PDT 24 104243059 ps
T943 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_errors.4163207416 Aug 11 05:34:45 PM PDT 24 Aug 11 05:34:47 PM PDT 24 103253786 ps
T944 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_hw_reset.950135399 Aug 11 05:34:41 PM PDT 24 Aug 11 05:34:43 PM PDT 24 182733236 ps
T945 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_same_csr_outstanding.2801427725 Aug 11 05:34:08 PM PDT 24 Aug 11 05:34:09 PM PDT 24 39387501 ps
T946 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_errors.3800325095 Aug 11 05:34:13 PM PDT 24 Aug 11 05:34:16 PM PDT 24 55352874 ps
T947 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_aliasing.652092459 Aug 11 05:34:33 PM PDT 24 Aug 11 05:34:39 PM PDT 24 259894967 ps
T948 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_rw.777926535 Aug 11 05:34:22 PM PDT 24 Aug 11 05:34:25 PM PDT 24 96159070 ps
T949 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.677041819 Aug 11 05:34:33 PM PDT 24 Aug 11 05:34:39 PM PDT 24 428552501 ps
T950 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_hw_reset.3503583499 Aug 11 05:34:41 PM PDT 24 Aug 11 05:34:44 PM PDT 24 217075530 ps
T951 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_bit_bash.1773884625 Aug 11 05:34:40 PM PDT 24 Aug 11 05:35:15 PM PDT 24 1519216814 ps
T952 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_mem_rw_with_rand_reset.1464676850 Aug 11 05:34:33 PM PDT 24 Aug 11 05:34:34 PM PDT 24 21682439 ps
T953 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_aliasing.3531776960 Aug 11 05:34:26 PM PDT 24 Aug 11 05:34:34 PM PDT 24 1605217494 ps
T954 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_rw.2312973088 Aug 11 05:34:49 PM PDT 24 Aug 11 05:34:50 PM PDT 24 11849840 ps
T955 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_rw.4031255605 Aug 11 05:34:52 PM PDT 24 Aug 11 05:34:53 PM PDT 24 36419568 ps
T956 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_mem_rw_with_rand_reset.2459673531 Aug 11 05:34:18 PM PDT 24 Aug 11 05:34:19 PM PDT 24 58607591 ps
T957 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_rw.3121457772 Aug 11 05:34:15 PM PDT 24 Aug 11 05:34:17 PM PDT 24 49258698 ps
T958 /workspace/coverage/cover_reg_top/0.lc_ctrl_same_csr_outstanding.1308555327 Aug 11 05:34:12 PM PDT 24 Aug 11 05:34:13 PM PDT 24 20860002 ps
T123 /workspace/coverage/cover_reg_top/12.lc_ctrl_tl_intg_err.657374580 Aug 11 05:34:46 PM PDT 24 Aug 11 05:34:49 PM PDT 24 411370597 ps
T959 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_mem_rw_with_rand_reset.2397758186 Aug 11 05:34:32 PM PDT 24 Aug 11 05:34:34 PM PDT 24 90446476 ps
T960 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_alert_test.4128824254 Aug 11 05:34:33 PM PDT 24 Aug 11 05:34:34 PM PDT 24 31568294 ps
T126 /workspace/coverage/cover_reg_top/6.lc_ctrl_tl_intg_err.3605113040 Aug 11 05:34:36 PM PDT 24 Aug 11 05:34:39 PM PDT 24 151280973 ps
T961 /workspace/coverage/cover_reg_top/13.lc_ctrl_same_csr_outstanding.3501308018 Aug 11 05:34:46 PM PDT 24 Aug 11 05:34:48 PM PDT 24 129774835 ps
T962 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_errors.1158333445 Aug 11 05:34:49 PM PDT 24 Aug 11 05:34:51 PM PDT 24 109906102 ps
T963 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_bit_bash.2139917292 Aug 11 05:34:07 PM PDT 24 Aug 11 05:34:20 PM PDT 24 2849517669 ps
T964 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_errors.2817636796 Aug 11 05:34:52 PM PDT 24 Aug 11 05:34:55 PM PDT 24 120187359 ps
T127 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_intg_err.3295721862 Aug 11 05:34:46 PM PDT 24 Aug 11 05:34:48 PM PDT 24 208744237 ps
T965 /workspace/coverage/cover_reg_top/10.lc_ctrl_csr_mem_rw_with_rand_reset.2275940561 Aug 11 05:34:45 PM PDT 24 Aug 11 05:34:47 PM PDT 24 87209963 ps
T966 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_alert_test.3791020448 Aug 11 05:34:31 PM PDT 24 Aug 11 05:34:33 PM PDT 24 54949894 ps
T967 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_rw.3985299273 Aug 11 05:34:47 PM PDT 24 Aug 11 05:34:50 PM PDT 24 1093007574 ps
T968 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_alert_test.3901635146 Aug 11 05:34:18 PM PDT 24 Aug 11 05:34:19 PM PDT 24 121135606 ps
T969 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_alert_test.2675109744 Aug 11 05:34:05 PM PDT 24 Aug 11 05:34:07 PM PDT 24 38298409 ps
T970 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_mem_rw_with_rand_reset.3098918923 Aug 11 05:34:11 PM PDT 24 Aug 11 05:34:12 PM PDT 24 34656281 ps
T971 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_mem_rw_with_rand_reset.242731076 Aug 11 05:34:48 PM PDT 24 Aug 11 05:34:50 PM PDT 24 25600608 ps
T972 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_aliasing.3633730214 Aug 11 05:34:06 PM PDT 24 Aug 11 05:34:19 PM PDT 24 520922814 ps
T973 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_alert_test.339332265 Aug 11 05:34:37 PM PDT 24 Aug 11 05:34:39 PM PDT 24 85426668 ps
T974 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_errors.1907866615 Aug 11 05:34:52 PM PDT 24 Aug 11 05:34:55 PM PDT 24 204864118 ps
T975 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_aliasing.3360637011 Aug 11 05:34:26 PM PDT 24 Aug 11 05:34:36 PM PDT 24 409179672 ps
T976 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_rw.3642195575 Aug 11 05:34:57 PM PDT 24 Aug 11 05:34:58 PM PDT 24 33089490 ps
T132 /workspace/coverage/cover_reg_top/1.lc_ctrl_tl_intg_err.4208083886 Aug 11 05:34:13 PM PDT 24 Aug 11 05:34:16 PM PDT 24 107598786 ps
T977 /workspace/coverage/cover_reg_top/7.lc_ctrl_csr_rw.948904767 Aug 11 05:34:33 PM PDT 24 Aug 11 05:34:34 PM PDT 24 55280429 ps
T978 /workspace/coverage/cover_reg_top/12.lc_ctrl_csr_mem_rw_with_rand_reset.2445900795 Aug 11 05:34:46 PM PDT 24 Aug 11 05:34:48 PM PDT 24 33693149 ps
T979 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_bit_bash.876851322 Aug 11 05:34:21 PM PDT 24 Aug 11 05:34:40 PM PDT 24 5669327879 ps
T207 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_rw.1017485545 Aug 11 05:34:45 PM PDT 24 Aug 11 05:34:46 PM PDT 24 17201665 ps
T980 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2821145929 Aug 11 05:34:21 PM PDT 24 Aug 11 05:34:25 PM PDT 24 135972142 ps
T981 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_rw.1664734478 Aug 11 05:34:18 PM PDT 24 Aug 11 05:34:19 PM PDT 24 28456494 ps
T982 /workspace/coverage/cover_reg_top/9.lc_ctrl_same_csr_outstanding.3118771220 Aug 11 05:34:38 PM PDT 24 Aug 11 05:34:39 PM PDT 24 42498341 ps
T983 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_same_csr_outstanding.4235651065 Aug 11 05:34:11 PM PDT 24 Aug 11 05:34:13 PM PDT 24 95556895 ps
T128 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_intg_err.3467120367 Aug 11 05:34:38 PM PDT 24 Aug 11 05:34:42 PM PDT 24 352599104 ps
T984 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_errors.2098877044 Aug 11 05:34:39 PM PDT 24 Aug 11 05:34:41 PM PDT 24 70054398 ps
T208 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_rw.1635050994 Aug 11 05:34:58 PM PDT 24 Aug 11 05:34:59 PM PDT 24 13768582 ps
T985 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_rw.1290049511 Aug 11 05:34:13 PM PDT 24 Aug 11 05:34:15 PM PDT 24 281878593 ps
T986 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_bit_bash.1332631751 Aug 11 05:34:31 PM PDT 24 Aug 11 05:34:54 PM PDT 24 3733091460 ps
T987 /workspace/coverage/cover_reg_top/2.lc_ctrl_same_csr_outstanding.3508215937 Aug 11 05:34:19 PM PDT 24 Aug 11 05:34:21 PM PDT 24 244562089 ps
T988 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_mem_rw_with_rand_reset.3281354114 Aug 11 05:34:27 PM PDT 24 Aug 11 05:34:29 PM PDT 24 21434547 ps
T989 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_hw_reset.1803562775 Aug 11 05:34:08 PM PDT 24 Aug 11 05:34:11 PM PDT 24 428945821 ps
T990 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_rw.3747963336 Aug 11 05:34:33 PM PDT 24 Aug 11 05:34:34 PM PDT 24 42518480 ps
T991 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_hw_reset.2760859548 Aug 11 05:34:20 PM PDT 24 Aug 11 05:34:21 PM PDT 24 12868429 ps
T131 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_intg_err.3126098331 Aug 11 05:34:51 PM PDT 24 Aug 11 05:34:56 PM PDT 24 537027640 ps
T992 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_bit_bash.2203269839 Aug 11 05:34:33 PM PDT 24 Aug 11 05:34:35 PM PDT 24 40436112 ps
T993 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_bit_bash.3433565061 Aug 11 05:34:27 PM PDT 24 Aug 11 05:34:39 PM PDT 24 490223999 ps
T206 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_rw.3022753364 Aug 11 05:34:54 PM PDT 24 Aug 11 05:34:55 PM PDT 24 46862832 ps
T994 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_errors.4165906370 Aug 11 05:34:47 PM PDT 24 Aug 11 05:34:50 PM PDT 24 426960278 ps
T995 /workspace/coverage/cover_reg_top/5.lc_ctrl_same_csr_outstanding.653257464 Aug 11 05:34:27 PM PDT 24 Aug 11 05:34:28 PM PDT 24 26040388 ps
T996 /workspace/coverage/cover_reg_top/4.lc_ctrl_tl_intg_err.284444101 Aug 11 05:34:24 PM PDT 24 Aug 11 05:34:27 PM PDT 24 60385003 ps
T222 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_intg_err.1400590235 Aug 11 05:34:18 PM PDT 24 Aug 11 05:34:20 PM PDT 24 174070261 ps
T209 /workspace/coverage/cover_reg_top/12.lc_ctrl_csr_rw.1171873576 Aug 11 05:34:46 PM PDT 24 Aug 11 05:34:47 PM PDT 24 58517343 ps
T997 /workspace/coverage/cover_reg_top/10.lc_ctrl_same_csr_outstanding.1716717207 Aug 11 05:34:47 PM PDT 24 Aug 11 05:34:48 PM PDT 24 92353019 ps
T998 /workspace/coverage/cover_reg_top/10.lc_ctrl_csr_rw.3637877096 Aug 11 05:34:38 PM PDT 24 Aug 11 05:34:39 PM PDT 24 40652761 ps
T999 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_errors.1069521592 Aug 11 05:34:44 PM PDT 24 Aug 11 05:34:48 PM PDT 24 96572468 ps
T1000 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2448656384 Aug 11 05:34:38 PM PDT 24 Aug 11 05:34:42 PM PDT 24 146262643 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%