Unified Coverage Report :: Cond split page

Go back

 LINE       1761
 EXPRESSION (addr_hit[2] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T11
1	0	1	Covered	T29,T81,T1
1	1	0	Covered	T23,T24,T25
1	1	1	Covered	T29,T11,T13

 LINE       1766
 EXPRESSION (addr_hit[3] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T11
1	0	1	Covered	T81,T1,T12
1	1	0	Covered	T23,T24,T25
1	1	1	Covered	T81,T12,T2

 LINE       1777
 EXPRESSION (addr_hit[4] & reg_re & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T1
1	0	1	Covered	T81,T1,T12
1	1	0	Not Covered
1	1	1	Covered	T18,T19,T20

 LINE       1778
 EXPRESSION (addr_hit[5] & reg_re & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T1
1	0	1	Covered	T81,T1,T12
1	1	0	Not Covered
1	1	1	Covered	T19,T20,T21

 LINE       1779
 EXPRESSION (addr_hit[6] & reg_re & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T1
1	0	1	Covered	T81,T1,T2
1	1	0	Not Covered
1	1	1	Covered	T5,T6,T82

 LINE       1780
 EXPRESSION (addr_hit[7] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T11
1	0	1	Covered	T81,T1,T16
1	1	0	Covered	T23,T24,T25
1	1	1	Covered	T82,T83,T84

 LINE       1787
 EXPRESSION (addr_hit[8] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T11
1	0	1	Covered	T81,T1,T12
1	1	0	Covered	T1,T3,T7
1	1	1	Covered	T81,T2,T16

 LINE       1790
 EXPRESSION (addr_hit[9] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T11
1	0	1	Covered	T29,T81,T1
1	1	0	Covered	T23,T24,T25
1	1	1	Covered	T81,T2,T16

 LINE       1793
 EXPRESSION (addr_hit[10] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T11
1	0	1	Covered	T81,T1,T12
1	1	0	Covered	T23,T24,T25
1	1	1	Covered	T81,T2,T16

 LINE       1796
 EXPRESSION (addr_hit[11] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T1
1	0	1	Covered	T81,T1,T12
1	1	0	Not Covered
1	1	1	Covered	T81,T12,T2

 LINE       1797
 EXPRESSION (addr_hit[12] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T1
1	0	1	Covered	T81,T1,T12
1	1	0	Not Covered
1	1	1	Covered	T81,T12,T2

 LINE       1798
 EXPRESSION (addr_hit[13] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T11
1	0	1	Covered	T81,T1,T12
1	1	0	Covered	T23,T24,T25
1	1	1	Covered	T81,T12,T2

 LINE       1801
 EXPRESSION (addr_hit[14] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T11
1	0	1	Covered	T81,T1,T12
1	1	0	Covered	T23,T24,T25
1	1	1	Covered	T81,T12,T2

 LINE       1806
 EXPRESSION (addr_hit[15] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T11
1	0	1	Covered	T81,T1,T12
1	1	0	Covered	T23,T24,T25
1	1	1	Covered	T81,T12,T2

 LINE       1809
 EXPRESSION (addr_hit[16] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T11
1	0	1	Covered	T81,T1,T16
1	1	0	Covered	T23,T24,T25
1	1	1	Covered	T19,T20,T21

 LINE       1812
 EXPRESSION (addr_hit[17] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T11
1	0	1	Covered	T81,T1,T12
1	1	0	Covered	T23,T24,T25
1	1	1	Covered	T81,T12,T2

 LINE       1815
 EXPRESSION (addr_hit[18] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T11
1	0	1	Covered	T81,T1,T12
1	1	0	Covered	T23,T24,T25
1	1	1	Covered	T81,T12,T2

 LINE       1818
 EXPRESSION (addr_hit[19] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T11
1	0	1	Covered	T81,T1,T12
1	1	0	Covered	T23,T24,T25
1	1	1	Covered	T82,T83,T84

 LINE       1821
 EXPRESSION (addr_hit[20] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T11
1	0	1	Covered	T81,T1,T16
1	1	0	Covered	T23,T24,T25
1	1	1	Covered	T82,T83,T84

 LINE       1824
 EXPRESSION (addr_hit[21] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T11
1	0	1	Covered	T81,T1,T12
1	1	0	Covered	T23,T24,T25
1	1	1	Covered	T82,T83,T84

 LINE       1827
 EXPRESSION (addr_hit[22] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T1
1	0	1	Covered	T81,T1,T2
1	1	0	Not Covered
1	1	1	Covered	T19,T20,T21

 LINE       1828
 EXPRESSION (addr_hit[23] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T1
1	0	1	Covered	T81,T1,T12
1	1	0	Not Covered
1	1	1	Covered	T19,T20,T21

 LINE       1829
 EXPRESSION (addr_hit[24] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T1
1	0	1	Covered	T81,T1,T2
1	1	0	Not Covered
1	1	1	Covered	T19,T20,T21

 LINE       1830
 EXPRESSION (addr_hit[25] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T1
1	0	1	Covered	T81,T1,T2
1	1	0	Not Covered
1	1	1	Covered	T19,T20,T21

 LINE       1831
 EXPRESSION (addr_hit[26] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T1
1	0	1	Covered	T81,T1,T2
1	1	0	Not Covered
1	1	1	Covered	T19,T20,T21

 LINE       1832
 EXPRESSION (addr_hit[27] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T1
1	0	1	Covered	T81,T1,T2
1	1	0	Not Covered
1	1	1	Covered	T19,T20,T21

 LINE       1833
 EXPRESSION (addr_hit[28] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T1
1	0	1	Covered	T81,T1,T2
1	1	0	Not Covered
1	1	1	Covered	T19,T20,T21

 LINE       1834
 EXPRESSION (addr_hit[29] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T1
1	0	1	Covered	T81,T1,T12
1	1	0	Not Covered
1	1	1	Covered	T19,T20,T21

 LINE       1835
 EXPRESSION (addr_hit[30] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T1
1	0	1	Covered	T81,T1,T12
1	1	0	Not Covered
1	1	1	Covered	T19,T20,T21

 LINE       1836
 EXPRESSION (addr_hit[31] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T1
1	0	1	Covered	T81,T1,T2
1	1	0	Not Covered
1	1	1	Covered	T19,T20,T21

 LINE       1837
 EXPRESSION (addr_hit[32] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T1
1	0	1	Covered	T81,T1,T2
1	1	0	Not Covered
1	1	1	Covered	T19,T20,T21

 LINE       1838
 EXPRESSION (addr_hit[33] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T1
1	0	1	Covered	T81,T1,T2
1	1	0	Not Covered
1	1	1	Covered	T19,T20,T21

 LINE       1839
 EXPRESSION (addr_hit[34] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T1
1	0	1	Covered	T81,T1,T2
1	1	0	Not Covered
1	1	1	Covered	T19,T20,T21

 LINE       1840
 EXPRESSION (addr_hit[35] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T29,T81,T1
1	0	1	Covered	T81,T1,T2
1	1	0	Not Covered
1	1	1	Covered	T19,T20,T21