Go previous page

ASSERTIONS	CATEGORY	SEVERITY	ATTEMPTS	REAL SUCCESSES	FAILURES	INCOMPLETE
tb.dut.u_reg_core.u_socket.fifo_h.rspfifo.RvalidKnown_A	0	0	28618019	28327394	0	0
tb.dut.u_reg_core.u_socket.fifo_h.rspfifo.WreadyKnown_A	0	0	28618019	28327394	0	0
tb.dut.u_reg_core.u_socket.fifo_h.rspfifo.gen_passthru_fifo.paramCheckPass	0	0	722	722	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[0].fifo_d.reqfifo.DataKnown_A	0	0	28618019	369262	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[0].fifo_d.reqfifo.DepthKnown_A	0	0	28618019	28327394	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[0].fifo_d.reqfifo.RvalidKnown_A	0	0	28618019	28327394	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[0].fifo_d.reqfifo.WreadyKnown_A	0	0	28618019	28327394	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[0].fifo_d.reqfifo.gen_passthru_fifo.paramCheckPass	0	0	722	722	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[0].fifo_d.rspfifo.DataKnown_A	0	0	28618019	385074	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[0].fifo_d.rspfifo.DepthKnown_A	0	0	28618019	28327394	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[0].fifo_d.rspfifo.RvalidKnown_A	0	0	28618019	28327394	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[0].fifo_d.rspfifo.WreadyKnown_A	0	0	28618019	28327394	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[0].fifo_d.rspfifo.gen_passthru_fifo.paramCheckPass	0	0	722	722	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[1].fifo_d.reqfifo.DataKnown_A	0	0	28618019	1269527	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[1].fifo_d.reqfifo.DepthKnown_A	0	0	28618019	28327394	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[1].fifo_d.reqfifo.RvalidKnown_A	0	0	28618019	28327394	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[1].fifo_d.reqfifo.WreadyKnown_A	0	0	28618019	28327394	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[1].fifo_d.reqfifo.gen_passthru_fifo.paramCheckPass	0	0	722	722	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[1].fifo_d.rspfifo.DataKnown_A	0	0	28618019	1801392	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[1].fifo_d.rspfifo.DepthKnown_A	0	0	28618019	28327394	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[1].fifo_d.rspfifo.RvalidKnown_A	0	0	28618019	28327394	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[1].fifo_d.rspfifo.WreadyKnown_A	0	0	28618019	28327394	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[1].fifo_d.rspfifo.gen_passthru_fifo.paramCheckPass	0	0	722	722	0	0
tb.dut.u_reg_core.u_socket.maxN	0	0	722	722	0	0
tb.dut.u_reg_core.wePulse	0	0	28618019	200610	0	0
tb.dut.u_scrmbl_mtx.CheckHotOne_A	0	0	26050016	25806694	0	0
tb.dut.u_scrmbl_mtx.CheckNGreaterZero_A	0	0	552	552	0	0
tb.dut.u_scrmbl_mtx.GrantKnown_A	0	0	26050016	25806694	0	0
tb.dut.u_scrmbl_mtx.IdxKnown_A	0	0	26050016	25806694	0	0
tb.dut.u_scrmbl_mtx.NoReadyValidNoGrant_A	0	0	26050016	19006754	0	0
tb.dut.u_scrmbl_mtx.ReqImpliesValid_A	0	0	26050016	6799940	0	0
tb.dut.u_scrmbl_mtx.ValidKnown_A	0	0	26050016	25806694	0	0
tb.dut.u_tlul_adapter_sram.AddrOutKnown_A	0	0	26050016	25806694	0	0
tb.dut.u_tlul_adapter_sram.DataIntgOptions_A	0	0	552	552	0	0
tb.dut.u_tlul_adapter_sram.ReqOutKnown_A	0	0	26050016	25806694	0	0
tb.dut.u_tlul_adapter_sram.SramDwHasByteGranularity_A	0	0	552	552	0	0
tb.dut.u_tlul_adapter_sram.SramDwIsMultipleOfTlulWidth_A	0	0	552	552	0	0
tb.dut.u_tlul_adapter_sram.TlOutKnown_A	0	0	26050016	25806694	0	0
tb.dut.u_tlul_adapter_sram.TlOutPayloadKnown_A	0	0	26050016	360667	0	0
tb.dut.u_tlul_adapter_sram.TlOutPayloadKnown_AKnownEnable	0	0	26050016	25806694	0	0
tb.dut.u_tlul_adapter_sram.WdataOutKnown_A	0	0	26050016	25806694	0	0
tb.dut.u_tlul_adapter_sram.WeOutKnown_A	0	0	26050016	25806694	0	0
tb.dut.u_tlul_adapter_sram.WmaskOutKnown_A	0	0	26050016	25806694	0	0
tb.dut.u_tlul_adapter_sram.adapterNoReadOrWrite	0	0	552	552	0	0
tb.dut.u_tlul_adapter_sram.rvalidHighReqFifoEmpty	0	0	26050016	10518	0	0
tb.dut.u_tlul_adapter_sram.rvalidHighWhenRspFifoFull	0	0	26050016	10518	0	0
tb.dut.u_tlul_adapter_sram.u_err.dataWidthOnly32_A	0	0	552	552	0	0
tb.dut.u_tlul_adapter_sram.u_reqfifo.DataKnown_A	0	0	26050016	430849	0	0
tb.dut.u_tlul_adapter_sram.u_reqfifo.DepthKnown_A	0	0	26050016	25806694	0	0
tb.dut.u_tlul_adapter_sram.u_reqfifo.RvalidKnown_A	0	0	26050016	25806694	0	0
tb.dut.u_tlul_adapter_sram.u_reqfifo.WreadyKnown_A	0	0	26050016	25806694	0	0
tb.dut.u_tlul_adapter_sram.u_reqfifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	26050016	430849	0	0
tb.dut.u_tlul_adapter_sram.u_rsp_gen.DataWidthCheck_A	0	0	552	552	0	0
tb.dut.u_tlul_adapter_sram.u_rsp_gen.PayLoadWidthCheck	0	0	552	552	0	0
tb.dut.u_tlul_adapter_sram.u_rspfifo.DataKnown_A	0	0	26050016	30769	0	0
tb.dut.u_tlul_adapter_sram.u_rspfifo.DepthKnown_A	0	0	26050016	25806694	0	0
tb.dut.u_tlul_adapter_sram.u_rspfifo.RvalidKnown_A	0	0	26050016	25806694	0	0
tb.dut.u_tlul_adapter_sram.u_rspfifo.WreadyKnown_A	0	0	26050016	25806694	0	0
tb.dut.u_tlul_adapter_sram.u_rspfifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	26050016	30769	0	0
tb.dut.u_tlul_adapter_sram.u_sramreqfifo.DataKnown_A	0	0	26050016	80700	0	0
tb.dut.u_tlul_adapter_sram.u_sramreqfifo.DepthKnown_A	0	0	26050016	25806694	0	0
tb.dut.u_tlul_adapter_sram.u_sramreqfifo.RvalidKnown_A	0	0	26050016	25806694	0	0
tb.dut.u_tlul_adapter_sram.u_sramreqfifo.WreadyKnown_A	0	0	26050016	25806694	0	0
tb.dut.u_tlul_adapter_sram.u_sramreqfifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	26050016	80700	0	0
tb.dut.u_tlul_lc_gate.u_err_en_sync.NumCopiesMustBeGreaterZero_A	0	0	552	552	0	0
tb.dut.u_tlul_lc_gate.u_err_en_sync.OutputsKnown_A	0	0	26050016	25806694	0	0
tb.dut.u_tlul_lc_gate.u_err_en_sync.gen_no_flops.OutputDelay_A	0	0	26050016	25806694	0	0
tb.dut.u_tlul_lc_gate.u_state_regs.AssertConnected_A	0	0	552	552	0	0
tb.dut.u_tlul_lc_gate.u_state_regs_A	0	0	26050016	25806694	0	0
tb.dut.u_tlul_lc_gate.u_tlul_err_resp.u_intg_gen.DataWidthCheck_A	0	0	552	552	0	0
tb.dut.u_tlul_lc_gate.u_tlul_err_resp.u_intg_gen.PayLoadWidthCheck	0	0	552	552	0	0

Assertions Incomplete:

ASSERTIONS	CATEGORY	SEVERITY	ATTEMPTS	REAL SUCCESSES	FAILURES	INCOMPLETE	SRC
tb.dut.u_edn_arb.RoundRobin_A	0	0	26050016	0	0	552
tb.dut.u_edn_req.u_prim_packer_fifo.DataOStableWhenPending_A	0	0	26050016	0	0	552
tb.dut.u_otp_arb.RoundRobin_A	0	0	26050016	0	0	552
tb.dut.u_otp_ctrl_kdi.u_req_arb.RoundRobin_A	0	0	26050016	0	0	552
tb.dut.u_prim_lc_sync_check_byp_en.gen_flops.OutputDelay_A	0	0	26050016	25795786	0	1656
tb.dut.u_prim_lc_sync_creator_seed_sw_rw_en.gen_flops.OutputDelay_A	0	0	26050016	25795786	0	1656
tb.dut.u_prim_lc_sync_dft_en.gen_flops.OutputDelay_A	0	0	26050016	25795786	0	1656
tb.dut.u_prim_lc_sync_escalate_en.gen_flops.OutputDelay_A	0	0	26050016	25795786	0	1656
tb.dut.u_prim_lc_sync_seed_hw_rd_en.gen_flops.OutputDelay_A	0	0	26050016	25795786	0	1656
tb.dut.u_scrmbl_mtx.RoundRobin_A	0	0	26050016	0	0	552

Assertions Without Attempts:

ASSERTIONS	CATEGORY	SEVERITY	ATTEMPTS	REAL SUCCESSES	FAILURES	INCOMPLETE	SRC
tb.dut.gen_partitions[3].gen_buffered.u_part_buf.OtpErrorState_A	0	0	0	0	0	0
tb.dut.gen_partitions[4].gen_buffered.u_part_buf.OtpErrorState_A	0	0	0	0	0	0
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.OtpErrorState_A	0	0	0	0	0	0
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.OtpErrorState_A	0	0	0	0	0	0

---

Detail Report for Cover Sequences

Cover Sequences All Matches:

COVER SEQUENCES	CATEGORY	SEVERITY	ATTEMPTS	ALL MATCHES	FIRST MATCHES	INCOMPLETE	SRC
tb.dut.core_tlul_assert_device.gen_device_cov.aValidNotAccepted_C	0	0	28618507	611	611	0
tb.dut.core_tlul_assert_device.gen_device_cov.a_addressChangedNotAccepted_C	0	0	28618507	111	111	0
tb.dut.core_tlul_assert_device.gen_device_cov.a_dataChangedNotAccepted_C	0	0	28618507	115	115	0
tb.dut.core_tlul_assert_device.gen_device_cov.a_maskChangedNotAccepted_C	0	0	28618507	69	69	0
tb.dut.core_tlul_assert_device.gen_device_cov.a_opcodeChangedNotAccepted_C	0	0	28618507	30	30	0
tb.dut.core_tlul_assert_device.gen_device_cov.a_sizeChangedNotAccepted_C	0	0	28618507	56	56	0
tb.dut.core_tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C	0	0	28618507	34	34	0
tb.dut.core_tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C	0	0	28618507	3257	3257	0
tb.dut.core_tlul_assert_device.gen_device_cov.b2bReq_C	0	0	28618507	6537	6537	0
tb.dut.core_tlul_assert_device.gen_device_cov.b2bSameSource_C	0	0	28618507	407388	407388	702
tb.dut.prim_tlul_assert_device.gen_device_cov.aValidNotAccepted_C	0	0	28618507	353	353	0
tb.dut.prim_tlul_assert_device.gen_device_cov.a_addressChangedNotAccepted_C	0	0	28618507	106	106	2
tb.dut.prim_tlul_assert_device.gen_device_cov.a_dataChangedNotAccepted_C	0	0	28618507	110	110	2
tb.dut.prim_tlul_assert_device.gen_device_cov.a_maskChangedNotAccepted_C	0	0	28618507	77	77	2
tb.dut.prim_tlul_assert_device.gen_device_cov.a_opcodeChangedNotAccepted_C	0	0	28618507	5	5	2
tb.dut.prim_tlul_assert_device.gen_device_cov.a_sizeChangedNotAccepted_C	0	0	28618507	58	58	2
tb.dut.prim_tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C	0	0	28618507	52	52	2
tb.dut.prim_tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C	0	0	28618507	1129	1129	0
tb.dut.prim_tlul_assert_device.gen_device_cov.b2bReq_C	0	0	28618507	2687	2687	0
tb.dut.prim_tlul_assert_device.gen_device_cov.b2bSameSource_C	0	0	28618507	13087	13087	51

Cover Sequences First Matches:

COVER SEQUENCES	CATEGORY	SEVERITY	ATTEMPTS	ALL MATCHES	FIRST MATCHES	INCOMPLETE	SRC
tb.dut.core_tlul_assert_device.gen_device_cov.aValidNotAccepted_C	0	0	28618507	611	611	0
tb.dut.core_tlul_assert_device.gen_device_cov.a_addressChangedNotAccepted_C	0	0	28618507	111	111	0
tb.dut.core_tlul_assert_device.gen_device_cov.a_dataChangedNotAccepted_C	0	0	28618507	115	115	0
tb.dut.core_tlul_assert_device.gen_device_cov.a_maskChangedNotAccepted_C	0	0	28618507	69	69	0
tb.dut.core_tlul_assert_device.gen_device_cov.a_opcodeChangedNotAccepted_C	0	0	28618507	30	30	0
tb.dut.core_tlul_assert_device.gen_device_cov.a_sizeChangedNotAccepted_C	0	0	28618507	56	56	0
tb.dut.core_tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C	0	0	28618507	34	34	0
tb.dut.core_tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C	0	0	28618507	3257	3257	0
tb.dut.core_tlul_assert_device.gen_device_cov.b2bReq_C	0	0	28618507	6537	6537	0
tb.dut.core_tlul_assert_device.gen_device_cov.b2bSameSource_C	0	0	28618507	407388	407388	702
tb.dut.prim_tlul_assert_device.gen_device_cov.aValidNotAccepted_C	0	0	28618507	353	353	0
tb.dut.prim_tlul_assert_device.gen_device_cov.a_addressChangedNotAccepted_C	0	0	28618507	106	106	2
tb.dut.prim_tlul_assert_device.gen_device_cov.a_dataChangedNotAccepted_C	0	0	28618507	110	110	2
tb.dut.prim_tlul_assert_device.gen_device_cov.a_maskChangedNotAccepted_C	0	0	28618507	77	77	2
tb.dut.prim_tlul_assert_device.gen_device_cov.a_opcodeChangedNotAccepted_C	0	0	28618507	5	5	2
tb.dut.prim_tlul_assert_device.gen_device_cov.a_sizeChangedNotAccepted_C	0	0	28618507	58	58	2
tb.dut.prim_tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C	0	0	28618507	52	52	2
tb.dut.prim_tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C	0	0	28618507	1129	1129	0
tb.dut.prim_tlul_assert_device.gen_device_cov.b2bReq_C	0	0	28618507	2687	2687	0
tb.dut.prim_tlul_assert_device.gen_device_cov.b2bSameSource_C	0	0	28618507	13087	13087	51