Summary for Variable keymgr_rd_en
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for keymgr_rd_en
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
521 |
1 |
|
|
T1 |
1 |
|
T2 |
1 |
|
T3 |
1 |
auto[1] |
342 |
1 |
|
|
T1 |
1 |
|
T17 |
1 |
|
T19 |
1 |
Summary for Variable secret2_lock
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for secret2_lock
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
788 |
1 |
|
|
T1 |
2 |
|
T2 |
1 |
|
T3 |
1 |
auto[1] |
75 |
1 |
|
|
T4 |
1 |
|
T7 |
1 |
|
T29 |
1 |
Summary for Cross keymgr_output_conditions
Samples crossed: keymgr_rd_en secret2_lock
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for keymgr_output_conditions
Bins
keymgr_rd_en | secret2_lock | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
475 |
1 |
|
|
T1 |
1 |
|
T2 |
1 |
|
T3 |
1 |
auto[0] |
auto[1] |
46 |
1 |
|
|
T4 |
1 |
|
T7 |
1 |
|
T13 |
1 |
auto[1] |
auto[0] |
313 |
1 |
|
|
T1 |
1 |
|
T17 |
1 |
|
T19 |
1 |
auto[1] |
auto[1] |
29 |
1 |
|
|
T29 |
1 |
|
T65 |
1 |
|
T69 |
1 |