Unified Coverage Report :: Cond split page

Go back

 LINE       1851
 EXPRESSION (addr_hit[23] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T3,T9
1	1	0	Covered	T10,T89,T278
1	1	1	Covered	T1,T9,T4

 LINE       1856
 EXPRESSION (addr_hit[24] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T9,T4
1	1	0	Covered	T10,T89,T134
1	1	1	Covered	T1,T9,T4

 LINE       1859
 EXPRESSION (addr_hit[25] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T9,T4
1	1	0	Covered	T10,T89,T129
1	1	1	Covered	T1,T9,T4

 LINE       1862
 EXPRESSION (addr_hit[26] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T33,T21,T47
1	1	0	Covered	T10,T89,T92
1	1	1	Covered	T206,T90,T91

 LINE       1865
 EXPRESSION (addr_hit[27] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T19,T33,T21
1	1	0	Covered	T10,T89,T134
1	1	1	Covered	T206,T90,T91

 LINE       1868
 EXPRESSION (addr_hit[28] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T9,T4
1	1	0	Covered	T10,T92,T134
1	1	1	Covered	T1,T9,T4

 LINE       1871
 EXPRESSION (addr_hit[29] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T9,T4
1	1	0	Covered	T10,T89,T92
1	1	1	Covered	T1,T9,T4

 LINE       1874
 EXPRESSION (addr_hit[30] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T9,T8
1	1	0	Covered	T10,T89,T134
1	1	1	Covered	T1,T9,T8

 LINE       1877
 EXPRESSION (addr_hit[31] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T9,T4
1	1	0	Not Covered
1	1	1	Covered	T1,T9,T4

 LINE       1878
 EXPRESSION (addr_hit[32] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T9,T4
1	1	0	Not Covered
1	1	1	Covered	T1,T9,T4

 LINE       1879
 EXPRESSION (addr_hit[33] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T9,T4
1	1	0	Not Covered
1	1	1	Covered	T1,T9,T4

 LINE       1880
 EXPRESSION (addr_hit[34] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T9,T4
1	1	0	Covered	T93
1	1	1	Covered	T1,T9,T4

 LINE       1881
 EXPRESSION (addr_hit[35] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T9,T4
1	1	0	Not Covered
1	1	1	Covered	T1,T9,T4

 LINE       1882
 EXPRESSION (addr_hit[36] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T9,T4
1	1	0	Not Covered
1	1	1	Covered	T1,T9,T4

 LINE       1883
 EXPRESSION (addr_hit[37] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T9,T4
1	1	0	Not Covered
1	1	1	Covered	T1,T9,T4

 LINE       1884
 EXPRESSION (addr_hit[38] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T9,T4
1	1	0	Not Covered
1	1	1	Covered	T1,T9,T4

 LINE       1885
 EXPRESSION (addr_hit[39] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T9,T4
1	1	0	Not Covered
1	1	1	Covered	T1,T9,T4

 LINE       1886
 EXPRESSION (addr_hit[40] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T9,T4
1	1	0	Not Covered
1	1	1	Covered	T1,T9,T4

 LINE       1887
 EXPRESSION (addr_hit[41] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T9,T4
1	1	0	Not Covered
1	1	1	Covered	T1,T9,T4

 LINE       1888
 EXPRESSION (addr_hit[42] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T9,T4
1	1	0	Not Covered
1	1	1	Covered	T1,T9,T4

 LINE       1889
 EXPRESSION (addr_hit[43] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T9,T4
1	1	0	Not Covered
1	1	1	Covered	T1,T9,T4

 LINE       1890
 EXPRESSION (addr_hit[44] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T9,T4
1	1	0	Not Covered
1	1	1	Covered	T1,T9,T4