dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 14320 1 T1 16 T2 12 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 14320 1 T1 16 T2 12 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 10174 1 T1 10 T2 12 T3 5
true 16652 1 T1 16 T2 12 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 11140 1 T1 11 T2 12 T3 5
true 16708 1 T1 16 T2 12 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 72 1 T2 2 T101 2 T6 4
others[1] 108 1 T1 2 T5 2 T102 2
others[2] 116 1 T96 2 T20 2 T107 4
others[3] 96 1 T5 2 T6 2 T180 2
others[4] 120 1 T12 2 T5 2 T101 2
others[5] 108 1 T40 2 T96 2 T20 4
others[6] 106 1 T12 2 T115 4 T211 2
others[7] 106 1 T179 2 T268 2 T115 4
false 14320 1 T1 16 T2 12 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 84 1 T6 6 T102 2 T75 2
others[1] 116 1 T1 2 T101 2 T115 4
others[2] 100 1 T5 4 T6 4 T102 2
others[3] 98 1 T8 2 T96 2 T6 2
others[4] 76 1 T101 2 T6 4 T75 2
others[5] 110 1 T5 2 T96 2 T6 6
others[6] 64 1 T5 2 T179 2 T341 2
others[7] 136 1 T5 2 T20 2 T6 2
false 14320 1 T1 16 T2 12 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 110 1 T40 2 T5 2 T105 2
others[1] 110 1 T102 2 T103 2 T132 8
others[2] 114 1 T12 2 T5 4 T103 2
others[3] 96 1 T208 4 T180 2 T115 2
others[4] 92 1 T5 2 T102 2 T115 4
others[5] 102 1 T12 2 T5 2 T31 2
others[6] 108 1 T40 2 T5 2 T208 2
others[7] 130 1 T5 2 T31 2 T6 2
false 14320 1 T1 16 T2 12 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 66 1 T96 2 T180 2 T115 2
others[1] 92 1 T6 2 T102 2 T208 2
others[2] 78 1 T103 2 T208 2 T211 2
others[3] 66 1 T5 2 T6 4 T105 2
others[4] 50 1 T96 2 T103 2 T179 2
others[5] 42 1 T5 2 T6 2 T115 2
others[6] 68 1 T5 2 T31 2 T20 2
others[7] 96 1 T5 2 T20 2 T101 2
false 14320 1 T1 16 T2 12 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 100 1 T31 2 T20 2 T268 2
others[1] 122 1 T1 2 T5 2 T6 2
others[2] 122 1 T12 2 T20 2 T102 4
others[3] 100 1 T341 2 T115 4 T132 2
others[4] 120 1 T5 6 T103 4 T105 4
others[5] 98 1 T31 2 T105 2 T180 2
others[6] 104 1 T96 4 T6 2 T207 2
others[7] 118 1 T5 2 T6 2 T106 2
false 14320 1 T1 16 T2 12 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 62 1 T12 2 T6 2 T206 2
others[1] 40 1 T6 4 T231 6 T233 2
others[2] 32 1 T12 2 T132 4 T374 2
others[3] 32 1 T206 2 T207 2 T115 2
others[4] 30 1 T6 2 T209 2 T115 4
others[5] 20 1 T115 2 T375 2 T214 2
others[6] 38 1 T5 2 T231 4 T374 2
others[7] 52 1 T210 2 T115 2 T132 4
false 14320 1 T1 16 T2 12 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 108 1 T5 6 T6 2 T102 2
others[1] 80 1 T8 2 T20 2 T6 2
others[2] 88 1 T6 2 T105 4 T180 2
others[3] 90 1 T5 4 T180 4 T115 6
others[4] 104 1 T6 2 T237 2 T179 4
others[5] 102 1 T2 2 T6 2 T207 2
others[6] 124 1 T6 2 T106 2 T179 6
others[7] 112 1 T12 2 T5 2 T96 2
false 14320 1 T1 16 T2 12 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 118 1 T12 2 T5 2 T75 4
others[1] 96 1 T8 2 T5 4 T96 2
others[2] 92 1 T40 2 T6 2 T102 2
others[3] 88 1 T8 2 T5 2 T180 2
others[4] 106 1 T8 2 T17 2 T5 2
others[5] 104 1 T5 2 T6 2 T105 2
others[6] 92 1 T75 2 T237 2 T231 2
others[7] 100 1 T5 2 T102 2 T211 10
false 14320 1 T1 16 T2 12 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 94 1 T376 2 T115 4 T132 6
others[1] 78 1 T5 4 T6 2 T107 2
others[2] 110 1 T1 2 T12 2 T5 4
others[3] 100 1 T40 2 T101 2 T103 4
others[4] 82 1 T5 4 T6 2 T107 2
others[5] 84 1 T5 2 T268 2 T341 2
others[6] 106 1 T6 2 T115 6 T211 10
others[7] 120 1 T2 2 T12 2 T75 2
false 14320 1 T1 16 T2 12 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 104 1 T6 4 T376 2 T65 2
others[1] 92 1 T1 2 T12 2 T20 2
others[2] 104 1 T40 2 T5 2 T341 2
others[3] 96 1 T268 2 T341 2 T115 2
others[4] 94 1 T8 2 T5 2 T377 2
others[5] 74 1 T12 2 T5 4 T6 2
others[6] 86 1 T12 2 T5 2 T31 2
others[7] 108 1 T96 2 T20 2 T6 8
false 14320 1 T1 16 T2 12 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 90 1 T5 2 T20 2 T208 2
others[1] 112 1 T5 2 T96 4 T6 2
others[2] 94 1 T5 2 T104 2 T208 2
others[3] 120 1 T40 2 T106 2 T341 2
others[4] 106 1 T5 2 T31 2 T6 2
others[5] 114 1 T40 2 T5 2 T6 2
others[6] 112 1 T6 2 T268 2 T341 2
others[7] 98 1 T208 2 T132 4 T231 2
false 14320 1 T1 16 T2 12 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 20 1 T14 1 T22 2 T320 2
others[1] 20 1 T96 2 T22 2 T270 1
others[2] 16 1 T16 1 T132 2 T270 1
others[3] 21 1 T211 2 T39 2 T22 1
others[4] 21 1 T16 1 T21 2 T321 4
others[5] 26 1 T14 1 T323 2 T23 1
others[6] 30 1 T39 1 T22 2 T270 1
others[7] 26 1 T15 1 T39 2 T271 1
false 14320 1 T1 16 T2 12 T3 8
true 2386 1 T1 6 T2 1 T4 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 17 1 T14 1 T39 1 T22 2
others[1] 19 1 T15 1 T16 1 T39 2
others[2] 17 1 T271 1 T23 1 T243 2
others[3] 19 1 T96 2 T14 1 T273 1
others[4] 23 1 T16 1 T22 1 T270 1
others[5] 22 1 T211 2 T21 1 T22 2
others[6] 21 1 T271 1 T378 2 T275 2
others[7] 42 1 T39 2 T132 2 T323 2
false 11626 1 T1 12 T2 12 T3 7
true 19071 1 T1 22 T2 13 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 94 1 T5 4 T96 2 T103 4
others[1] 98 1 T12 2 T5 2 T180 2
others[2] 98 1 T12 2 T20 2 T6 2
others[3] 106 1 T101 2 T6 2 T102 2
others[4] 100 1 T20 2 T101 2 T6 2
others[5] 98 1 T40 2 T211 2 T132 2
others[6] 106 1 T1 2 T96 2 T268 2
others[7] 132 1 T2 2 T20 2 T107 2
false 7644 1 T1 1 T2 2 T3 7
true 16774 1 T1 16 T2 12 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 90 1 T101 2 T179 2 T379 2
others[1] 104 1 T5 2 T96 2 T101 2
others[2] 54 1 T6 4 T105 2 T132 4
others[3] 88 1 T5 2 T6 2 T179 2
others[4] 114 1 T5 2 T6 2 T115 4
others[5] 106 1 T8 2 T6 2 T103 2
others[6] 94 1 T1 2 T5 2 T96 2
others[7] 134 1 T5 2 T20 2 T6 8
false 6747 1 T1 1 T2 4 T3 5
true 16542 1 T1 16 T2 12 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 102 1 T40 2 T5 2 T208 2
others[1] 98 1 T12 2 T103 2 T207 2
others[2] 88 1 T5 2 T105 4 T208 2
others[3] 110 1 T40 2 T6 4 T115 2
others[4] 90 1 T5 4 T102 2 T105 2
others[5] 138 1 T31 2 T101 2 T102 2
others[6] 94 1 T12 2 T5 2 T211 2
others[7] 142 1 T5 4 T31 2 T115 4
false 7170 1 T1 4 T2 4 T3 2
true 16546 1 T1 16 T2 12 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 34 1 T115 2 T39 1 T23 1
others[1] 26 1 T14 1 T22 2 T271 3
others[2] 26 1 T15 1 T269 1 T22 1
others[3] 26 1 T21 1 T22 1 T23 2
others[4] 22 1 T76 2 T16 1 T21 2
others[5] 21 1 T15 1 T231 4 T23 1
others[6] 24 1 T14 1 T21 1 T22 3
others[7] 23 1 T14 1 T39 2 T323 2
false 11551 1 T1 12 T2 12 T3 5
true 19055 1 T1 21 T2 15 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 80 1 T5 4 T31 2 T20 2
others[1] 72 1 T96 2 T208 2 T179 2
others[2] 60 1 T5 2 T6 2 T179 2
others[3] 54 1 T5 2 T6 2 T103 2
others[4] 76 1 T96 2 T115 2 T132 4
others[5] 66 1 T101 2 T6 2 T102 2
others[6] 80 1 T20 2 T180 2 T115 2
others[7] 70 1 T6 2 T115 4 T380 2
false 8879 1 T1 1 T2 2 T3 5
true 16758 1 T1 16 T2 12 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 20 1 T15 1 T21 1 T231 2
others[1] 16 1 T22 1 T271 1 T23 1
others[2] 26 1 T39 2 T132 2 T22 2
others[3] 18 1 T16 2 T39 1 T233 2
others[4] 34 1 T31 2 T15 1 T16 2
others[5] 15 1 T14 1 T16 1 T39 1
others[6] 29 1 T39 1 T23 2 T154 2
others[7] 32 1 T341 2 T39 1 T22 2
false 11513 1 T1 12 T2 12 T3 5
true 18995 1 T1 22 T2 16 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 104 1 T31 2 T268 2 T115 2
others[1] 108 1 T20 4 T180 2 T376 2
others[2] 106 1 T1 2 T12 2 T96 2
others[3] 120 1 T5 2 T105 4 T179 2
others[4] 100 1 T5 4 T102 2 T103 2
others[5] 116 1 T96 2 T31 2 T6 2
others[6] 120 1 T5 2 T103 2 T208 2
others[7] 110 1 T5 2 T6 4 T102 2
false 7527 1 T1 1 T2 2 T3 5
true 16704 1 T1 16 T2 12 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 16 1 T211 2 T39 1 T21 1
others[1] 35 1 T14 2 T115 2 T39 2
others[2] 24 1 T39 1 T271 3 T274 1
others[3] 29 1 T14 1 T21 1 T233 2
others[4] 17 1 T14 1 T15 1 T220 2
others[5] 24 1 T16 1 T21 1 T23 1
others[6] 27 1 T239 2 T16 1 T39 1
others[7] 22 1 T39 1 T21 2 T274 2
false 11461 1 T1 12 T2 12 T3 5
true 18902 1 T1 22 T2 15 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 32 1 T5 2 T6 2 T132 4
others[1] 40 1 T206 2 T231 4 T381 2
others[2] 52 1 T6 2 T209 2 T115 2
others[3] 34 1 T115 2 T132 2 T231 2
others[4] 42 1 T12 2 T6 2 T207 2
others[5] 38 1 T115 2 T132 2 T231 2
others[6] 28 1 T115 2 T231 4 T382 2
others[7] 40 1 T12 2 T6 2 T206 2
false 9925 1 T1 12 T2 12 T3 5
true 16740 1 T1 16 T2 12 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 98 1 T5 4 T102 2 T179 2
others[1] 78 1 T105 2 T115 4 T132 2
others[2] 92 1 T12 2 T5 2 T20 2
others[3] 68 1 T2 2 T6 2 T268 2
others[4] 116 1 T96 2 T6 4 T105 2
others[5] 94 1 T8 2 T20 2 T6 2
others[6] 108 1 T5 2 T6 2 T179 2
others[7] 154 1 T5 4 T6 2 T268 2
false 6812 1 T1 6 T2 6 T3 2
true 16537 1 T1 16 T2 12 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 118 1 T8 4 T5 2 T376 2
others[1] 100 1 T75 2 T208 2 T180 2
others[2] 76 1 T5 2 T96 2 T237 2
others[3] 86 1 T5 2 T72 2 T180 2
others[4] 108 1 T8 2 T12 2 T6 2
others[5] 82 1 T17 2 T40 2 T5 4
others[6] 108 1 T102 2 T179 2 T132 4
others[7] 118 1 T5 4 T102 2 T75 2
false 6812 1 T1 6 T2 6 T3 2
true 16537 1 T1 16 T2 12 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 88 1 T103 2 T115 2 T231 4
others[1] 86 1 T1 2 T12 2 T5 6
others[2] 104 1 T6 2 T105 2 T179 2
others[3] 100 1 T101 2 T104 2 T107 2
others[4] 84 1 T2 2 T40 2 T5 4
others[5] 92 1 T12 2 T5 2 T6 2
others[6] 94 1 T207 2 T115 4 T211 2
others[7] 126 1 T5 2 T6 2 T103 4
false 6218 1 T1 5 T2 4 T3 3
true 16530 1 T1 16 T2 12 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 72 1 T96 2 T6 4 T341 2
others[1] 106 1 T6 2 T106 2 T75 2
others[2] 110 1 T5 4 T20 4 T6 2
others[3] 82 1 T12 2 T40 2 T5 2
others[4] 82 1 T1 2 T12 2 T20 2
others[5] 108 1 T8 2 T6 2 T103 2
others[6] 76 1 T12 2 T5 2 T106 2
others[7] 122 1 T5 2 T20 2 T6 4
false 6218 1 T1 5 T2 4 T3 3
true 16530 1 T1 16 T2 12 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 64 1 T5 2 T102 2 T105 2
others[1] 88 1 T1 2 T6 2 T115 2
others[2] 50 1 T208 2 T179 2 T132 2
others[3] 60 1 T6 4 T103 2 T208 2
others[4] 70 1 T96 2 T6 2 T383 2
others[5] 64 1 T5 2 T6 2 T115 2
others[6] 92 1 T2 2 T5 4 T105 2
others[7] 92 1 T5 2 T96 2 T6 4
false 6783 1 T1 2 T2 2 T3 3
true 17935 1 T1 17 T2 13 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 58 1 T180 2 T115 2 T211 2
others[1] 58 1 T106 2 T231 4 T233 2
others[2] 42 1 T6 2 T208 2 T211 2
others[3] 62 1 T180 2 T65 2 T115 2
others[4] 68 1 T1 2 T103 2 T206 2
others[5] 82 1 T5 4 T179 2 T115 2
others[6] 78 1 T6 4 T103 2 T179 2
others[7] 96 1 T96 2 T20 2 T6 2
false 6783 1 T1 2 T2 2 T3 3
true 17935 1 T1 17 T2 13 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 19 1 T379 2 T39 1 T22 1
others[1] 24 1 T237 2 T15 1 T16 1
others[2] 21 1 T5 2 T15 1 T16 1
others[3] 29 1 T14 1 T22 1 T271 1
others[4] 27 1 T23 1 T384 2 T385 2
others[5] 14 1 T39 1 T270 1 T271 1
others[6] 22 1 T76 2 T16 1 T39 2
others[7] 37 1 T14 1 T22 1 T270 1
false 11707 1 T1 12 T2 12 T3 7
true 19109 1 T1 22 T2 14 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 90 1 T268 2 T132 2 T231 8
others[1] 96 1 T40 2 T20 2 T180 2
others[2] 122 1 T5 2 T96 4 T31 2
others[3] 98 1 T5 2 T6 2 T104 2
others[4] 134 1 T5 2 T6 2 T268 2
others[5] 94 1 T5 2 T102 2 T208 2
others[6] 78 1 T6 2 T341 2 T211 4
others[7] 134 1 T40 2 T5 2 T6 2
false 7676 1 T1 1 T2 2 T3 7
true 16749 1 T1 16 T2 12 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 29 1 T14 1 T15 1 T115 2
others[1] 15 1 T39 1 T321 1 T188 1
others[2] 24 1 T76 2 T21 1 T22 2
others[3] 28 1 T39 2 T231 2 T23 1
others[4] 15 1 T21 2 T231 2 T269 1
others[5] 38 1 T22 2 T271 2 T272 2
others[6] 20 1 T14 2 T385 2 T274 1
others[7] 33 1 T15 1 T323 2 T22 2
false 14320 1 T1 16 T2 12 T3 8
true 2437 1 T1 5 T2 3 T4 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%