Unified Coverage Report :: Group :: otp_ctrl_env_pkg::otp_ctrl_csr_rd_after_alert_cg_wrap::csr_rd_after_alert_cg

Group : otp_ctrl_env_pkg::otp_ctrl_csr_rd_after_alert_cg_wrap::csr_rd_after_alert_cg

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_otp_ctrl_env_0.1/otp_ctrl_env_cov.sv

---

Summary for Group otp_ctrl_env_pkg::otp_ctrl_csr_rd_after_alert_cg_wrap::csr_rd_after_alert_cg

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	6	0	6	100.00

Variables for Group otp_ctrl_env_pkg::otp_ctrl_csr_rd_after_alert_cg_wrap::csr_rd_after_alert_cg

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
read_csr_after_alert_issued	6	0	6	100.00	100	1	1	0

Summary for Variable read_csr_after_alert_issued

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	6	0	6	100.00

User Defined Bins for read_csr_after_alert_issued

Bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
error_code	1367677	1			T4	1001		T9	819		T17	91
status	269718	1			T4	73		T9	93		T17	11
direct_access_rdata	53354	1			T4	33		T9	26		T17	3
secret_digests	13758	1			T4	6		T9	108		T110	12
hw_digests	9172	1			T4	4		T9	72		T110	8
unbuffered_digests	22930	1			T4	10		T9	180		T110	20