Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
89.16 91.52 89.81 89.53 72.35 91.55 96.33 93.07


Total test records in report: 1274
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html

T1053 /workspace/coverage/default/13.otp_ctrl_parallel_lc_req.3796805025 Feb 18 02:59:52 PM PST 24 Feb 18 03:00:20 PM PST 24 1448647900 ps
T1054 /workspace/coverage/default/144.otp_ctrl_init_fail.873258525 Feb 18 03:03:01 PM PST 24 Feb 18 03:03:11 PM PST 24 206941446 ps
T1055 /workspace/coverage/default/13.otp_ctrl_alert_test.283338536 Feb 18 02:59:59 PM PST 24 Feb 18 03:00:25 PM PST 24 64478026 ps
T1056 /workspace/coverage/default/15.otp_ctrl_macro_errs.3055418577 Feb 18 03:00:01 PM PST 24 Feb 18 03:00:42 PM PST 24 602294726 ps
T1057 /workspace/coverage/default/5.otp_ctrl_test_access.689423888 Feb 18 02:59:24 PM PST 24 Feb 18 02:59:58 PM PST 24 10790895732 ps
T1058 /workspace/coverage/default/77.otp_ctrl_init_fail.265517986 Feb 18 03:02:22 PM PST 24 Feb 18 03:02:34 PM PST 24 132264145 ps
T1059 /workspace/coverage/default/222.otp_ctrl_init_fail.1624410195 Feb 18 03:03:26 PM PST 24 Feb 18 03:03:39 PM PST 24 307185067 ps
T1060 /workspace/coverage/default/127.otp_ctrl_parallel_lc_esc.1576940979 Feb 18 03:02:54 PM PST 24 Feb 18 03:03:11 PM PST 24 401461147 ps
T1061 /workspace/coverage/default/1.otp_ctrl_stress_all.4220950855 Feb 18 02:59:08 PM PST 24 Feb 18 03:05:10 PM PST 24 15211391552 ps
T1062 /workspace/coverage/default/22.otp_ctrl_dai_lock.2703273728 Feb 18 03:00:22 PM PST 24 Feb 18 03:01:10 PM PST 24 684800072 ps
T1063 /workspace/coverage/default/299.otp_ctrl_init_fail.721554138 Feb 18 03:03:56 PM PST 24 Feb 18 03:04:11 PM PST 24 188298994 ps
T1064 /workspace/coverage/default/18.otp_ctrl_parallel_lc_req.185318621 Feb 18 03:00:09 PM PST 24 Feb 18 03:00:59 PM PST 24 2784193802 ps
T1065 /workspace/coverage/default/21.otp_ctrl_parallel_lc_req.2799110764 Feb 18 03:00:18 PM PST 24 Feb 18 03:01:07 PM PST 24 1603928243 ps
T1066 /workspace/coverage/default/32.otp_ctrl_stress_all.2515942725 Feb 18 03:00:58 PM PST 24 Feb 18 03:02:23 PM PST 24 9570080943 ps
T1067 /workspace/coverage/default/42.otp_ctrl_smoke.3215411847 Feb 18 03:01:36 PM PST 24 Feb 18 03:01:56 PM PST 24 1049585104 ps
T1068 /workspace/coverage/default/187.otp_ctrl_parallel_lc_esc.3544584978 Feb 18 03:03:20 PM PST 24 Feb 18 03:03:37 PM PST 24 443693103 ps
T1069 /workspace/coverage/default/56.otp_ctrl_stress_all_with_rand_reset.1798015833 Feb 18 03:02:04 PM PST 24 Feb 18 03:25:51 PM PST 24 154189839277 ps
T1070 /workspace/coverage/default/13.otp_ctrl_dai_lock.662853305 Feb 18 02:59:47 PM PST 24 Feb 18 03:00:14 PM PST 24 10433351371 ps
T1071 /workspace/coverage/default/31.otp_ctrl_stress_all_with_rand_reset.1186513215 Feb 18 03:00:58 PM PST 24 Feb 18 03:13:23 PM PST 24 132606635324 ps
T1072 /workspace/coverage/default/14.otp_ctrl_parallel_key_req.1011386662 Feb 18 02:59:58 PM PST 24 Feb 18 03:01:03 PM PST 24 19161532153 ps
T1073 /workspace/coverage/default/49.otp_ctrl_regwen.2145509473 Feb 18 03:02:06 PM PST 24 Feb 18 03:02:25 PM PST 24 226718317 ps
T1074 /workspace/coverage/default/39.otp_ctrl_dai_lock.2230373473 Feb 18 03:01:25 PM PST 24 Feb 18 03:02:08 PM PST 24 866335527 ps
T1075 /workspace/coverage/default/133.otp_ctrl_init_fail.2841486485 Feb 18 03:03:10 PM PST 24 Feb 18 03:03:25 PM PST 24 1712803041 ps
T1076 /workspace/coverage/default/19.otp_ctrl_macro_errs.1506955931 Feb 18 03:00:05 PM PST 24 Feb 18 03:01:02 PM PST 24 2505584483 ps
T1077 /workspace/coverage/default/29.otp_ctrl_dai_lock.2133594542 Feb 18 03:00:39 PM PST 24 Feb 18 03:01:21 PM PST 24 1229198687 ps
T1078 /workspace/coverage/default/92.otp_ctrl_stress_all_with_rand_reset.3764526025 Feb 18 03:02:33 PM PST 24 Feb 18 05:06:50 PM PST 24 1328047201075 ps
T1079 /workspace/coverage/default/45.otp_ctrl_dai_errs.3677009161 Feb 18 03:01:41 PM PST 24 Feb 18 03:02:05 PM PST 24 209652086 ps
T1080 /workspace/coverage/default/49.otp_ctrl_smoke.3768985538 Feb 18 03:01:58 PM PST 24 Feb 18 03:02:25 PM PST 24 586610706 ps
T1081 /workspace/coverage/default/46.otp_ctrl_parallel_lc_esc.912031106 Feb 18 03:01:55 PM PST 24 Feb 18 03:02:18 PM PST 24 156624139 ps
T1082 /workspace/coverage/default/212.otp_ctrl_init_fail.2769438384 Feb 18 03:03:23 PM PST 24 Feb 18 03:03:38 PM PST 24 246909347 ps
T1083 /workspace/coverage/default/16.otp_ctrl_parallel_key_req.3997744562 Feb 18 03:00:05 PM PST 24 Feb 18 03:00:46 PM PST 24 1153779234 ps
T1084 /workspace/coverage/default/42.otp_ctrl_parallel_lc_req.2481985493 Feb 18 03:01:34 PM PST 24 Feb 18 03:02:09 PM PST 24 1182864461 ps
T1085 /workspace/coverage/default/22.otp_ctrl_alert_test.4058388515 Feb 18 03:00:26 PM PST 24 Feb 18 03:00:54 PM PST 24 91137498 ps
T1086 /workspace/coverage/default/31.otp_ctrl_smoke.3644588533 Feb 18 03:00:49 PM PST 24 Feb 18 03:01:21 PM PST 24 294148123 ps
T1087 /workspace/coverage/default/0.otp_ctrl_low_freq_read.450533705 Feb 18 02:59:04 PM PST 24 Feb 18 02:59:32 PM PST 24 5894672070 ps
T1088 /workspace/coverage/default/24.otp_ctrl_dai_lock.2479310576 Feb 18 03:00:20 PM PST 24 Feb 18 03:00:52 PM PST 24 744841832 ps
T1089 /workspace/coverage/default/4.otp_ctrl_parallel_key_req.2362857364 Feb 18 02:59:11 PM PST 24 Feb 18 02:59:44 PM PST 24 1259342220 ps
T1090 /workspace/coverage/default/45.otp_ctrl_macro_errs.2501406082 Feb 18 03:01:40 PM PST 24 Feb 18 03:02:20 PM PST 24 684112418 ps
T1091 /workspace/coverage/default/30.otp_ctrl_test_access.3360708412 Feb 18 03:00:46 PM PST 24 Feb 18 03:01:27 PM PST 24 1190885527 ps
T1092 /workspace/coverage/default/49.otp_ctrl_parallel_key_req.2578112721 Feb 18 03:02:04 PM PST 24 Feb 18 03:02:41 PM PST 24 1148980466 ps
T1093 /workspace/coverage/default/32.otp_ctrl_regwen.3285171514 Feb 18 03:00:52 PM PST 24 Feb 18 03:01:25 PM PST 24 336689573 ps
T1094 /workspace/coverage/default/47.otp_ctrl_parallel_lc_req.2525408390 Feb 18 03:01:55 PM PST 24 Feb 18 03:02:20 PM PST 24 531201292 ps
T1095 /workspace/coverage/default/0.otp_ctrl_wake_up.1154366655 Feb 18 02:59:02 PM PST 24 Feb 18 02:59:22 PM PST 24 807106577 ps
T1096 /workspace/coverage/default/137.otp_ctrl_parallel_lc_esc.3119130372 Feb 18 03:03:05 PM PST 24 Feb 18 03:03:21 PM PST 24 174728364 ps
T1097 /workspace/coverage/default/40.otp_ctrl_parallel_lc_req.217560173 Feb 18 03:01:27 PM PST 24 Feb 18 03:02:06 PM PST 24 755896168 ps
T87 /workspace/coverage/default/18.otp_ctrl_check_fail.3779101447 Feb 18 03:00:03 PM PST 24 Feb 18 03:00:49 PM PST 24 1125347749 ps
T1098 /workspace/coverage/default/43.otp_ctrl_test_access.1639929847 Feb 18 03:01:43 PM PST 24 Feb 18 03:03:04 PM PST 24 6299185569 ps
T1099 /workspace/coverage/default/55.otp_ctrl_init_fail.3333324597 Feb 18 03:02:19 PM PST 24 Feb 18 03:02:33 PM PST 24 315180768 ps
T1100 /workspace/coverage/default/183.otp_ctrl_parallel_lc_esc.4036863020 Feb 18 03:03:29 PM PST 24 Feb 18 03:03:50 PM PST 24 224596662 ps
T297 /workspace/coverage/default/2.otp_ctrl_stress_all_with_rand_reset.613728948 Feb 18 02:59:11 PM PST 24 Feb 18 05:11:04 PM PST 24 400500978054 ps
T1101 /workspace/coverage/default/257.otp_ctrl_init_fail.632548099 Feb 18 03:03:31 PM PST 24 Feb 18 03:03:44 PM PST 24 228846231 ps
T1102 /workspace/coverage/default/5.otp_ctrl_background_chks.943386101 Feb 18 02:59:17 PM PST 24 Feb 18 02:59:44 PM PST 24 449673593 ps
T240 /workspace/coverage/default/79.otp_ctrl_stress_all_with_rand_reset.1112077741 Feb 18 03:02:22 PM PST 24 Feb 18 04:41:48 PM PST 24 462241709462 ps
T1103 /workspace/coverage/default/1.otp_ctrl_alert_test.1848490302 Feb 18 02:59:07 PM PST 24 Feb 18 02:59:26 PM PST 24 851971352 ps
T1104 /workspace/coverage/default/141.otp_ctrl_parallel_lc_esc.397582420 Feb 18 03:03:07 PM PST 24 Feb 18 03:03:25 PM PST 24 232134663 ps
T1105 /workspace/coverage/default/27.otp_ctrl_parallel_key_req.2407485561 Feb 18 03:00:31 PM PST 24 Feb 18 03:01:09 PM PST 24 738739163 ps
T328 /workspace/coverage/default/72.otp_ctrl_stress_all_with_rand_reset.1365303048 Feb 18 03:02:17 PM PST 24 Feb 18 03:45:12 PM PST 24 445203083248 ps
T1106 /workspace/coverage/default/88.otp_ctrl_parallel_lc_esc.2069010606 Feb 18 03:02:36 PM PST 24 Feb 18 03:02:49 PM PST 24 3486796040 ps
T1107 /workspace/coverage/default/36.otp_ctrl_smoke.539265346 Feb 18 03:01:16 PM PST 24 Feb 18 03:01:36 PM PST 24 222000102 ps
T1108 /workspace/coverage/default/31.otp_ctrl_dai_lock.3149522267 Feb 18 03:00:48 PM PST 24 Feb 18 03:01:31 PM PST 24 1772331325 ps
T1109 /workspace/coverage/default/71.otp_ctrl_parallel_lc_esc.1635244093 Feb 18 03:02:18 PM PST 24 Feb 18 03:02:34 PM PST 24 426407908 ps
T1110 /workspace/coverage/default/108.otp_ctrl_parallel_lc_esc.2744011099 Feb 18 03:02:47 PM PST 24 Feb 18 03:03:07 PM PST 24 481601901 ps
T1111 /workspace/coverage/default/194.otp_ctrl_parallel_lc_esc.3456467209 Feb 18 03:03:29 PM PST 24 Feb 18 03:03:55 PM PST 24 1215812434 ps
T1112 /workspace/coverage/default/32.otp_ctrl_dai_errs.817080282 Feb 18 03:00:57 PM PST 24 Feb 18 03:01:31 PM PST 24 237519042 ps
T1113 /workspace/coverage/default/270.otp_ctrl_init_fail.2065723670 Feb 18 03:03:50 PM PST 24 Feb 18 03:04:07 PM PST 24 258329142 ps
T1114 /workspace/coverage/default/34.otp_ctrl_test_access.2265183 Feb 18 03:01:02 PM PST 24 Feb 18 03:02:09 PM PST 24 30894040559 ps
T1115 /workspace/coverage/default/45.otp_ctrl_stress_all.881034841 Feb 18 03:01:45 PM PST 24 Feb 18 03:04:46 PM PST 24 24064396104 ps
T1116 /workspace/coverage/default/82.otp_ctrl_init_fail.429991276 Feb 18 03:02:27 PM PST 24 Feb 18 03:02:40 PM PST 24 116959776 ps
T1117 /workspace/coverage/default/102.otp_ctrl_init_fail.767965255 Feb 18 03:02:42 PM PST 24 Feb 18 03:02:51 PM PST 24 161296966 ps
T1118 /workspace/coverage/default/45.otp_ctrl_dai_lock.1550336652 Feb 18 03:01:50 PM PST 24 Feb 18 03:02:25 PM PST 24 887881849 ps
T1119 /workspace/coverage/default/215.otp_ctrl_init_fail.801584027 Feb 18 03:03:40 PM PST 24 Feb 18 03:03:56 PM PST 24 226078852 ps
T1120 /workspace/coverage/default/19.otp_ctrl_stress_all.3408089907 Feb 18 03:00:13 PM PST 24 Feb 18 03:04:04 PM PST 24 24391057609 ps
T1121 /workspace/coverage/default/0.otp_ctrl_background_chks.385620018 Feb 18 02:58:57 PM PST 24 Feb 18 02:59:27 PM PST 24 595778769 ps
T1122 /workspace/coverage/default/33.otp_ctrl_alert_test.876873186 Feb 18 03:01:04 PM PST 24 Feb 18 03:01:27 PM PST 24 809654934 ps
T1123 /workspace/coverage/default/7.otp_ctrl_init_fail.2458194648 Feb 18 02:59:23 PM PST 24 Feb 18 02:59:39 PM PST 24 121063342 ps
T137 /workspace/coverage/default/19.otp_ctrl_dai_errs.2965736954 Feb 18 03:00:03 PM PST 24 Feb 18 03:00:46 PM PST 24 522800841 ps
T1124 /workspace/coverage/default/239.otp_ctrl_init_fail.1565913407 Feb 18 03:03:32 PM PST 24 Feb 18 03:03:46 PM PST 24 150670262 ps
T1125 /workspace/coverage/default/71.otp_ctrl_init_fail.1469651786 Feb 18 03:02:24 PM PST 24 Feb 18 03:02:36 PM PST 24 165941133 ps
T1126 /workspace/coverage/default/5.otp_ctrl_check_fail.427289391 Feb 18 02:59:16 PM PST 24 Feb 18 03:00:02 PM PST 24 10372621598 ps
T1127 /workspace/coverage/default/47.otp_ctrl_init_fail.2905267819 Feb 18 03:01:50 PM PST 24 Feb 18 03:02:13 PM PST 24 340651512 ps
T1128 /workspace/coverage/default/178.otp_ctrl_init_fail.3180870493 Feb 18 03:03:22 PM PST 24 Feb 18 03:03:38 PM PST 24 702233920 ps
T1129 /workspace/coverage/default/67.otp_ctrl_parallel_lc_esc.1450382449 Feb 18 03:02:15 PM PST 24 Feb 18 03:02:31 PM PST 24 180078549 ps
T1130 /workspace/coverage/default/135.otp_ctrl_parallel_lc_esc.3956112499 Feb 18 03:03:02 PM PST 24 Feb 18 03:03:26 PM PST 24 658107329 ps
T1131 /workspace/coverage/default/80.otp_ctrl_parallel_lc_esc.2463082879 Feb 18 03:02:19 PM PST 24 Feb 18 03:02:37 PM PST 24 173640097 ps
T1132 /workspace/coverage/default/45.otp_ctrl_alert_test.4088563173 Feb 18 03:01:43 PM PST 24 Feb 18 03:02:00 PM PST 24 52438501 ps
T1133 /workspace/coverage/default/15.otp_ctrl_stress_all.780678706 Feb 18 02:59:58 PM PST 24 Feb 18 03:01:14 PM PST 24 6700335975 ps
T1134 /workspace/coverage/default/37.otp_ctrl_regwen.2354293565 Feb 18 03:01:28 PM PST 24 Feb 18 03:01:51 PM PST 24 239344954 ps
T1135 /workspace/coverage/default/272.otp_ctrl_init_fail.3105783631 Feb 18 03:03:50 PM PST 24 Feb 18 03:04:08 PM PST 24 1551092889 ps
T241 /workspace/coverage/default/123.otp_ctrl_parallel_lc_esc.7702252 Feb 18 03:02:59 PM PST 24 Feb 18 03:03:10 PM PST 24 1002326262 ps
T1136 /workspace/coverage/default/46.otp_ctrl_alert_test.1197166527 Feb 18 03:01:52 PM PST 24 Feb 18 03:02:11 PM PST 24 206462324 ps
T1137 /workspace/coverage/default/74.otp_ctrl_init_fail.1713526209 Feb 18 03:02:23 PM PST 24 Feb 18 03:02:38 PM PST 24 2300838631 ps
T1138 /workspace/coverage/default/29.otp_ctrl_smoke.2650237608 Feb 18 03:00:41 PM PST 24 Feb 18 03:01:13 PM PST 24 347372354 ps
T1139 /workspace/coverage/default/136.otp_ctrl_init_fail.3214840216 Feb 18 03:03:15 PM PST 24 Feb 18 03:03:29 PM PST 24 116341517 ps
T1140 /workspace/coverage/default/30.otp_ctrl_macro_errs.648623164 Feb 18 03:00:43 PM PST 24 Feb 18 03:01:38 PM PST 24 15886270148 ps
T1141 /workspace/coverage/default/10.otp_ctrl_regwen.3624731081 Feb 18 02:59:43 PM PST 24 Feb 18 02:59:55 PM PST 24 400877541 ps
T1142 /workspace/coverage/default/27.otp_ctrl_parallel_lc_esc.1889662387 Feb 18 03:00:40 PM PST 24 Feb 18 03:01:09 PM PST 24 279351065 ps
T1143 /workspace/coverage/default/37.otp_ctrl_dai_errs.3751847476 Feb 18 03:01:18 PM PST 24 Feb 18 03:02:20 PM PST 24 3080855757 ps
T1144 /workspace/coverage/default/11.otp_ctrl_parallel_key_req.3558276074 Feb 18 02:59:46 PM PST 24 Feb 18 03:00:29 PM PST 24 13140402356 ps
T1145 /workspace/coverage/default/151.otp_ctrl_init_fail.2064843272 Feb 18 03:03:14 PM PST 24 Feb 18 03:03:28 PM PST 24 129704294 ps
T1146 /workspace/coverage/default/172.otp_ctrl_parallel_lc_esc.2092155382 Feb 18 03:03:24 PM PST 24 Feb 18 03:03:39 PM PST 24 246119257 ps
T1147 /workspace/coverage/default/31.otp_ctrl_check_fail.1619259671 Feb 18 03:00:47 PM PST 24 Feb 18 03:01:22 PM PST 24 765486571 ps
T1148 /workspace/coverage/default/169.otp_ctrl_parallel_lc_esc.3262075583 Feb 18 03:03:24 PM PST 24 Feb 18 03:03:44 PM PST 24 187310189 ps
T1149 /workspace/coverage/default/33.otp_ctrl_dai_errs.4013333309 Feb 18 03:00:55 PM PST 24 Feb 18 03:01:58 PM PST 24 4378162611 ps
T1150 /workspace/coverage/default/10.otp_ctrl_dai_lock.3304495902 Feb 18 02:59:40 PM PST 24 Feb 18 03:00:23 PM PST 24 1992709846 ps
T1151 /workspace/coverage/default/3.otp_ctrl_alert_test.3758006447 Feb 18 02:59:17 PM PST 24 Feb 18 02:59:32 PM PST 24 100588693 ps
T88 /workspace/coverage/default/32.otp_ctrl_check_fail.797767193 Feb 18 03:00:51 PM PST 24 Feb 18 03:01:44 PM PST 24 10535045195 ps
T306 /workspace/coverage/default/12.otp_ctrl_stress_all_with_rand_reset.2492172449 Feb 18 02:59:46 PM PST 24 Feb 18 05:27:58 PM PST 24 940639201417 ps
T1152 /workspace/coverage/default/24.otp_ctrl_parallel_lc_esc.966069064 Feb 18 03:00:19 PM PST 24 Feb 18 03:00:55 PM PST 24 238963680 ps
T1153 /workspace/coverage/default/91.otp_ctrl_parallel_lc_esc.1963416927 Feb 18 03:02:35 PM PST 24 Feb 18 03:02:46 PM PST 24 131023134 ps
T1154 /workspace/coverage/cover_reg_top/7.otp_ctrl_tl_errors.2147753449 Feb 18 01:13:43 PM PST 24 Feb 18 01:13:49 PM PST 24 166994170 ps
T262 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_bit_bash.732832950 Feb 18 01:13:29 PM PST 24 Feb 18 01:13:40 PM PST 24 418682952 ps
T1155 /workspace/coverage/cover_reg_top/21.otp_ctrl_intr_test.1627287895 Feb 18 01:14:13 PM PST 24 Feb 18 01:14:18 PM PST 24 575973277 ps
T1156 /workspace/coverage/cover_reg_top/20.otp_ctrl_intr_test.288784036 Feb 18 01:14:13 PM PST 24 Feb 18 01:14:18 PM PST 24 138003555 ps
T259 /workspace/coverage/cover_reg_top/3.otp_ctrl_tl_intg_err.2393345803 Feb 18 01:13:27 PM PST 24 Feb 18 01:13:39 PM PST 24 1292079858 ps
T264 /workspace/coverage/cover_reg_top/19.otp_ctrl_csr_mem_rw_with_rand_reset.4191580497 Feb 18 01:14:13 PM PST 24 Feb 18 01:14:20 PM PST 24 122687133 ps
T260 /workspace/coverage/cover_reg_top/11.otp_ctrl_tl_intg_err.3438623574 Feb 18 01:13:56 PM PST 24 Feb 18 01:14:09 PM PST 24 2433269918 ps
T310 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_rw.1333787777 Feb 18 01:13:37 PM PST 24 Feb 18 01:13:39 PM PST 24 37005298 ps
T291 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_rw.1952019308 Feb 18 01:13:19 PM PST 24 Feb 18 01:13:22 PM PST 24 125465166 ps
T292 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_aliasing.3691226141 Feb 18 01:13:15 PM PST 24 Feb 18 01:13:22 PM PST 24 1223948715 ps
T311 /workspace/coverage/cover_reg_top/9.otp_ctrl_same_csr_outstanding.1416767082 Feb 18 01:13:56 PM PST 24 Feb 18 01:13:59 PM PST 24 691933158 ps
T1157 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_bit_bash.2319873569 Feb 18 01:13:19 PM PST 24 Feb 18 01:13:29 PM PST 24 597834420 ps
T261 /workspace/coverage/cover_reg_top/1.otp_ctrl_tl_intg_err.4189646103 Feb 18 01:13:21 PM PST 24 Feb 18 01:13:49 PM PST 24 5047798412 ps
T1158 /workspace/coverage/cover_reg_top/14.otp_ctrl_csr_mem_rw_with_rand_reset.3335007386 Feb 18 01:14:05 PM PST 24 Feb 18 01:14:14 PM PST 24 216685113 ps
T1159 /workspace/coverage/cover_reg_top/3.otp_ctrl_mem_partial_access.1397267549 Feb 18 01:13:33 PM PST 24 Feb 18 01:13:36 PM PST 24 37104422 ps
T351 /workspace/coverage/cover_reg_top/7.otp_ctrl_tl_intg_err.2381238492 Feb 18 01:13:42 PM PST 24 Feb 18 01:14:16 PM PST 24 18992259884 ps
T293 /workspace/coverage/cover_reg_top/8.otp_ctrl_csr_rw.4257693316 Feb 18 01:13:55 PM PST 24 Feb 18 01:13:57 PM PST 24 38056840 ps
T1160 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_mem_rw_with_rand_reset.3370909484 Feb 18 01:13:30 PM PST 24 Feb 18 01:13:39 PM PST 24 216144792 ps
T1161 /workspace/coverage/cover_reg_top/47.otp_ctrl_intr_test.1883046833 Feb 18 01:14:22 PM PST 24 Feb 18 01:14:24 PM PST 24 43395478 ps
T312 /workspace/coverage/cover_reg_top/4.otp_ctrl_same_csr_outstanding.2427400177 Feb 18 01:13:40 PM PST 24 Feb 18 01:13:45 PM PST 24 452881530 ps
T313 /workspace/coverage/cover_reg_top/5.otp_ctrl_same_csr_outstanding.2360747134 Feb 18 01:13:44 PM PST 24 Feb 18 01:13:49 PM PST 24 168677288 ps
T348 /workspace/coverage/cover_reg_top/10.otp_ctrl_tl_intg_err.3602244342 Feb 18 01:13:55 PM PST 24 Feb 18 01:14:05 PM PST 24 618682733 ps
T314 /workspace/coverage/cover_reg_top/11.otp_ctrl_csr_rw.4051449993 Feb 18 01:14:01 PM PST 24 Feb 18 01:14:04 PM PST 24 149755600 ps
T1162 /workspace/coverage/cover_reg_top/23.otp_ctrl_intr_test.1377449924 Feb 18 01:14:17 PM PST 24 Feb 18 01:14:19 PM PST 24 157223982 ps
T1163 /workspace/coverage/cover_reg_top/18.otp_ctrl_tl_errors.2283037927 Feb 18 01:14:18 PM PST 24 Feb 18 01:14:26 PM PST 24 737776185 ps
T1164 /workspace/coverage/cover_reg_top/11.otp_ctrl_csr_mem_rw_with_rand_reset.4152213841 Feb 18 01:14:01 PM PST 24 Feb 18 01:14:07 PM PST 24 178823689 ps
T349 /workspace/coverage/cover_reg_top/0.otp_ctrl_tl_intg_err.4157860535 Feb 18 01:13:09 PM PST 24 Feb 18 01:13:29 PM PST 24 2513964011 ps
T1165 /workspace/coverage/cover_reg_top/2.otp_ctrl_mem_partial_access.3746288845 Feb 18 01:13:33 PM PST 24 Feb 18 01:13:36 PM PST 24 523112564 ps
T1166 /workspace/coverage/cover_reg_top/41.otp_ctrl_intr_test.4050053158 Feb 18 01:14:21 PM PST 24 Feb 18 01:14:24 PM PST 24 39255626 ps
T353 /workspace/coverage/cover_reg_top/9.otp_ctrl_tl_intg_err.3642434588 Feb 18 01:13:56 PM PST 24 Feb 18 01:14:19 PM PST 24 6391677440 ps
T1167 /workspace/coverage/cover_reg_top/26.otp_ctrl_intr_test.2503112458 Feb 18 01:14:20 PM PST 24 Feb 18 01:14:23 PM PST 24 96748718 ps
T1168 /workspace/coverage/cover_reg_top/28.otp_ctrl_intr_test.67446704 Feb 18 01:14:23 PM PST 24 Feb 18 01:14:26 PM PST 24 38778118 ps
T1169 /workspace/coverage/cover_reg_top/17.otp_ctrl_intr_test.3233968139 Feb 18 01:14:14 PM PST 24 Feb 18 01:14:18 PM PST 24 145982957 ps
T315 /workspace/coverage/cover_reg_top/3.otp_ctrl_same_csr_outstanding.3062380804 Feb 18 01:13:36 PM PST 24 Feb 18 01:13:40 PM PST 24 145037506 ps
T1170 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_bit_bash.1984251621 Feb 18 01:13:28 PM PST 24 Feb 18 01:13:36 PM PST 24 460404986 ps
T1171 /workspace/coverage/cover_reg_top/9.otp_ctrl_intr_test.1215259723 Feb 18 01:14:03 PM PST 24 Feb 18 01:14:05 PM PST 24 577094690 ps
T1172 /workspace/coverage/cover_reg_top/18.otp_ctrl_csr_mem_rw_with_rand_reset.2273207058 Feb 18 01:14:12 PM PST 24 Feb 18 01:14:20 PM PST 24 277211214 ps
T1173 /workspace/coverage/cover_reg_top/4.otp_ctrl_intr_test.3657939224 Feb 18 01:13:37 PM PST 24 Feb 18 01:13:40 PM PST 24 39487494 ps
T1174 /workspace/coverage/cover_reg_top/5.otp_ctrl_tl_errors.866133054 Feb 18 01:13:50 PM PST 24 Feb 18 01:13:55 PM PST 24 255776203 ps
T1175 /workspace/coverage/cover_reg_top/49.otp_ctrl_intr_test.2638626506 Feb 18 01:14:28 PM PST 24 Feb 18 01:14:30 PM PST 24 591561162 ps
T354 /workspace/coverage/cover_reg_top/18.otp_ctrl_tl_intg_err.809887285 Feb 18 01:14:14 PM PST 24 Feb 18 01:14:41 PM PST 24 4893907281 ps
T1176 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_mem_rw_with_rand_reset.987422452 Feb 18 01:13:23 PM PST 24 Feb 18 01:13:29 PM PST 24 90643995 ps
T316 /workspace/coverage/cover_reg_top/16.otp_ctrl_same_csr_outstanding.4142033952 Feb 18 01:14:16 PM PST 24 Feb 18 01:14:21 PM PST 24 1254381063 ps
T1177 /workspace/coverage/cover_reg_top/15.otp_ctrl_tl_errors.4155098238 Feb 18 01:14:07 PM PST 24 Feb 18 01:14:12 PM PST 24 106762641 ps
T294 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_hw_reset.207850605 Feb 18 01:13:35 PM PST 24 Feb 18 01:13:40 PM PST 24 1419344687 ps
T1178 /workspace/coverage/cover_reg_top/43.otp_ctrl_intr_test.1888952450 Feb 18 01:14:21 PM PST 24 Feb 18 01:14:23 PM PST 24 74435782 ps
T357 /workspace/coverage/cover_reg_top/12.otp_ctrl_tl_intg_err.488570184 Feb 18 01:14:00 PM PST 24 Feb 18 01:14:10 PM PST 24 1307989082 ps
T1179 /workspace/coverage/cover_reg_top/8.otp_ctrl_tl_errors.3602196500 Feb 18 01:13:54 PM PST 24 Feb 18 01:13:59 PM PST 24 248320983 ps
T1180 /workspace/coverage/cover_reg_top/0.otp_ctrl_mem_walk.1007080819 Feb 18 01:13:09 PM PST 24 Feb 18 01:13:13 PM PST 24 35776017 ps
T1181 /workspace/coverage/cover_reg_top/38.otp_ctrl_intr_test.2882093512 Feb 18 01:14:20 PM PST 24 Feb 18 01:14:22 PM PST 24 41953212 ps
T1182 /workspace/coverage/cover_reg_top/15.otp_ctrl_tl_intg_err.1242659682 Feb 18 01:14:08 PM PST 24 Feb 18 01:14:20 PM PST 24 678674718 ps
T317 /workspace/coverage/cover_reg_top/19.otp_ctrl_same_csr_outstanding.2003669076 Feb 18 01:14:13 PM PST 24 Feb 18 01:14:18 PM PST 24 245155117 ps
T1183 /workspace/coverage/cover_reg_top/27.otp_ctrl_intr_test.2759026917 Feb 18 01:14:22 PM PST 24 Feb 18 01:14:25 PM PST 24 47318587 ps
T263 /workspace/coverage/cover_reg_top/5.otp_ctrl_tl_intg_err.2749659273 Feb 18 01:13:47 PM PST 24 Feb 18 01:14:11 PM PST 24 5458844512 ps
T1184 /workspace/coverage/cover_reg_top/24.otp_ctrl_intr_test.3569225604 Feb 18 01:14:13 PM PST 24 Feb 18 01:14:17 PM PST 24 87660841 ps
T1185 /workspace/coverage/cover_reg_top/9.otp_ctrl_csr_mem_rw_with_rand_reset.1865846578 Feb 18 01:13:55 PM PST 24 Feb 18 01:14:04 PM PST 24 222767114 ps
T352 /workspace/coverage/cover_reg_top/17.otp_ctrl_tl_intg_err.4056185196 Feb 18 01:14:14 PM PST 24 Feb 18 01:14:38 PM PST 24 4828972952 ps
T1186 /workspace/coverage/cover_reg_top/0.otp_ctrl_mem_partial_access.2945079437 Feb 18 01:13:11 PM PST 24 Feb 18 01:13:14 PM PST 24 67239663 ps
T298 /workspace/coverage/cover_reg_top/6.otp_ctrl_csr_rw.2830485472 Feb 18 01:13:45 PM PST 24 Feb 18 01:13:49 PM PST 24 60236951 ps
T318 /workspace/coverage/cover_reg_top/13.otp_ctrl_csr_rw.2134048878 Feb 18 01:13:59 PM PST 24 Feb 18 01:14:01 PM PST 24 57341203 ps
T319 /workspace/coverage/cover_reg_top/2.otp_ctrl_same_csr_outstanding.2374617716 Feb 18 01:13:29 PM PST 24 Feb 18 01:13:34 PM PST 24 193045455 ps
T350 /workspace/coverage/cover_reg_top/19.otp_ctrl_tl_intg_err.2776580036 Feb 18 01:14:13 PM PST 24 Feb 18 01:14:38 PM PST 24 1839656178 ps
T1187 /workspace/coverage/cover_reg_top/0.otp_ctrl_tl_errors.3136592527 Feb 18 01:13:05 PM PST 24 Feb 18 01:13:09 PM PST 24 84043443 ps
T1188 /workspace/coverage/cover_reg_top/6.otp_ctrl_tl_errors.2106977214 Feb 18 01:13:44 PM PST 24 Feb 18 01:13:52 PM PST 24 159993567 ps
T1189 /workspace/coverage/cover_reg_top/4.otp_ctrl_tl_errors.4022014788 Feb 18 01:13:37 PM PST 24 Feb 18 01:13:45 PM PST 24 165090147 ps
T1190 /workspace/coverage/cover_reg_top/13.otp_ctrl_same_csr_outstanding.202255339 Feb 18 01:13:58 PM PST 24 Feb 18 01:14:01 PM PST 24 135107442 ps
T1191 /workspace/coverage/cover_reg_top/14.otp_ctrl_tl_intg_err.1466693387 Feb 18 01:14:06 PM PST 24 Feb 18 01:14:27 PM PST 24 3282288105 ps
T1192 /workspace/coverage/cover_reg_top/14.otp_ctrl_intr_test.3653228466 Feb 18 01:14:05 PM PST 24 Feb 18 01:14:07 PM PST 24 35509399 ps
T1193 /workspace/coverage/cover_reg_top/11.otp_ctrl_tl_errors.3344117434 Feb 18 01:13:56 PM PST 24 Feb 18 01:14:03 PM PST 24 176690231 ps
T1194 /workspace/coverage/cover_reg_top/4.otp_ctrl_mem_walk.2655844750 Feb 18 01:13:35 PM PST 24 Feb 18 01:13:37 PM PST 24 144489850 ps
T1195 /workspace/coverage/cover_reg_top/12.otp_ctrl_tl_errors.4169771620 Feb 18 01:13:59 PM PST 24 Feb 18 01:14:05 PM PST 24 269305426 ps
T1196 /workspace/coverage/cover_reg_top/18.otp_ctrl_same_csr_outstanding.2336733214 Feb 18 01:14:14 PM PST 24 Feb 18 01:14:20 PM PST 24 1271907237 ps
T1197 /workspace/coverage/cover_reg_top/8.otp_ctrl_same_csr_outstanding.740751747 Feb 18 01:13:55 PM PST 24 Feb 18 01:13:59 PM PST 24 323955187 ps
T1198 /workspace/coverage/cover_reg_top/44.otp_ctrl_intr_test.234546066 Feb 18 01:14:26 PM PST 24 Feb 18 01:14:28 PM PST 24 38799833 ps
T1199 /workspace/coverage/cover_reg_top/4.otp_ctrl_mem_partial_access.3602794439 Feb 18 01:13:48 PM PST 24 Feb 18 01:13:52 PM PST 24 506063558 ps
T266 /workspace/coverage/cover_reg_top/13.otp_ctrl_tl_intg_err.2861140027 Feb 18 01:14:02 PM PST 24 Feb 18 01:14:23 PM PST 24 1340305799 ps
T1200 /workspace/coverage/cover_reg_top/0.otp_ctrl_same_csr_outstanding.3720392186 Feb 18 01:13:20 PM PST 24 Feb 18 01:13:22 PM PST 24 47548579 ps
T1201 /workspace/coverage/cover_reg_top/7.otp_ctrl_same_csr_outstanding.4172512561 Feb 18 01:13:44 PM PST 24 Feb 18 01:13:49 PM PST 24 215806915 ps
T1202 /workspace/coverage/cover_reg_top/33.otp_ctrl_intr_test.2054290712 Feb 18 01:14:21 PM PST 24 Feb 18 01:14:24 PM PST 24 584091756 ps
T1203 /workspace/coverage/cover_reg_top/19.otp_ctrl_tl_errors.3293130470 Feb 18 01:14:12 PM PST 24 Feb 18 01:14:18 PM PST 24 57530683 ps
T1204 /workspace/coverage/cover_reg_top/11.otp_ctrl_intr_test.4092563606 Feb 18 01:13:57 PM PST 24 Feb 18 01:13:59 PM PST 24 42020581 ps
T1205 /workspace/coverage/cover_reg_top/1.otp_ctrl_tl_errors.379419621 Feb 18 01:13:16 PM PST 24 Feb 18 01:13:23 PM PST 24 80878841 ps
T1206 /workspace/coverage/cover_reg_top/15.otp_ctrl_csr_rw.1970703361 Feb 18 01:14:07 PM PST 24 Feb 18 01:14:11 PM PST 24 79772273 ps
T1207 /workspace/coverage/cover_reg_top/34.otp_ctrl_intr_test.368920669 Feb 18 01:14:21 PM PST 24 Feb 18 01:14:23 PM PST 24 135506532 ps
T1208 /workspace/coverage/cover_reg_top/31.otp_ctrl_intr_test.2059161584 Feb 18 01:14:21 PM PST 24 Feb 18 01:14:24 PM PST 24 37126186 ps
T1209 /workspace/coverage/cover_reg_top/15.otp_ctrl_intr_test.3586537494 Feb 18 01:14:05 PM PST 24 Feb 18 01:14:08 PM PST 24 43933132 ps
T1210 /workspace/coverage/cover_reg_top/19.otp_ctrl_intr_test.3954427011 Feb 18 01:14:18 PM PST 24 Feb 18 01:14:20 PM PST 24 43466435 ps
T1211 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_aliasing.534249048 Feb 18 01:13:23 PM PST 24 Feb 18 01:13:30 PM PST 24 231309433 ps
T1212 /workspace/coverage/cover_reg_top/42.otp_ctrl_intr_test.1647016752 Feb 18 01:14:21 PM PST 24 Feb 18 01:14:24 PM PST 24 36994467 ps
T1213 /workspace/coverage/cover_reg_top/3.otp_ctrl_mem_walk.3126937463 Feb 18 01:13:27 PM PST 24 Feb 18 01:13:30 PM PST 24 39323092 ps
T1214 /workspace/coverage/cover_reg_top/32.otp_ctrl_intr_test.2003563649 Feb 18 01:14:23 PM PST 24 Feb 18 01:14:26 PM PST 24 535973289 ps
T301 /workspace/coverage/cover_reg_top/17.otp_ctrl_csr_rw.4121237432 Feb 18 01:14:16 PM PST 24 Feb 18 01:14:19 PM PST 24 164859024 ps
T1215 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_rw.624472048 Feb 18 01:13:29 PM PST 24 Feb 18 01:13:32 PM PST 24 175658289 ps
T1216 /workspace/coverage/cover_reg_top/17.otp_ctrl_same_csr_outstanding.3480400300 Feb 18 01:14:13 PM PST 24 Feb 18 01:14:18 PM PST 24 106999570 ps
T1217 /workspace/coverage/cover_reg_top/12.otp_ctrl_intr_test.3348898666 Feb 18 01:14:03 PM PST 24 Feb 18 01:14:05 PM PST 24 44481480 ps
T1218 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_hw_reset.198627186 Feb 18 01:13:25 PM PST 24 Feb 18 01:13:29 PM PST 24 230149397 ps
T1219 /workspace/coverage/cover_reg_top/17.otp_ctrl_tl_errors.2221828925 Feb 18 01:14:13 PM PST 24 Feb 18 01:14:24 PM PST 24 680369575 ps
T1220 /workspace/coverage/cover_reg_top/8.otp_ctrl_intr_test.3615308614 Feb 18 01:13:56 PM PST 24 Feb 18 01:13:58 PM PST 24 142102759 ps
T1221 /workspace/coverage/cover_reg_top/1.otp_ctrl_mem_partial_access.3546309424 Feb 18 01:13:28 PM PST 24 Feb 18 01:13:32 PM PST 24 38236673 ps
T1222 /workspace/coverage/cover_reg_top/48.otp_ctrl_intr_test.2579388685 Feb 18 01:14:22 PM PST 24 Feb 18 01:14:24 PM PST 24 527183381 ps
T1223 /workspace/coverage/cover_reg_top/15.otp_ctrl_same_csr_outstanding.3969054287 Feb 18 01:14:07 PM PST 24 Feb 18 01:14:11 PM PST 24 153484193 ps
T1224 /workspace/coverage/cover_reg_top/10.otp_ctrl_tl_errors.791866884 Feb 18 01:13:54 PM PST 24 Feb 18 01:13:58 PM PST 24 182560476 ps
T299 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_aliasing.1448898926 Feb 18 01:13:36 PM PST 24 Feb 18 01:13:41 PM PST 24 379862776 ps
T1225 /workspace/coverage/cover_reg_top/35.otp_ctrl_intr_test.1037800812 Feb 18 01:14:26 PM PST 24 Feb 18 01:14:28 PM PST 24 140836373 ps
T1226 /workspace/coverage/cover_reg_top/37.otp_ctrl_intr_test.866844404 Feb 18 01:14:23 PM PST 24 Feb 18 01:14:25 PM PST 24 72608897 ps
T1227 /workspace/coverage/cover_reg_top/22.otp_ctrl_intr_test.913920878 Feb 18 01:14:17 PM PST 24 Feb 18 01:14:20 PM PST 24 568833823 ps
T1228 /workspace/coverage/cover_reg_top/16.otp_ctrl_tl_intg_err.4096945873 Feb 18 01:14:03 PM PST 24 Feb 18 01:14:14 PM PST 24 2686708677 ps
T1229 /workspace/coverage/cover_reg_top/36.otp_ctrl_intr_test.2308751444 Feb 18 01:14:20 PM PST 24 Feb 18 01:14:23 PM PST 24 43601536 ps
T1230 /workspace/coverage/cover_reg_top/9.otp_ctrl_tl_errors.1932065331 Feb 18 01:13:55 PM PST 24 Feb 18 01:14:03 PM PST 24 562366382 ps
T295 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_aliasing.3934347611 Feb 18 01:13:36 PM PST 24 Feb 18 01:13:39 PM PST 24 836542167 ps
T1231 /workspace/coverage/cover_reg_top/10.otp_ctrl_same_csr_outstanding.174822534 Feb 18 01:13:55 PM PST 24 Feb 18 01:13:58 PM PST 24 170669688 ps
T1232 /workspace/coverage/cover_reg_top/10.otp_ctrl_csr_rw.456260457 Feb 18 01:13:56 PM PST 24 Feb 18 01:13:58 PM PST 24 58890191 ps
T1233 /workspace/coverage/cover_reg_top/45.otp_ctrl_intr_test.323157301 Feb 18 01:14:21 PM PST 24 Feb 18 01:14:23 PM PST 24 76995060 ps
T300 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_bit_bash.2063022220 Feb 18 01:13:40 PM PST 24 Feb 18 01:13:53 PM PST 24 1566957688 ps
T1234 /workspace/coverage/cover_reg_top/0.otp_ctrl_intr_test.3062419061 Feb 18 01:13:09 PM PST 24 Feb 18 01:13:12 PM PST 24 74887671 ps
T1235 /workspace/coverage/cover_reg_top/39.otp_ctrl_intr_test.4283620384 Feb 18 01:14:22 PM PST 24 Feb 18 01:14:24 PM PST 24 64851204 ps
T1236 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_hw_reset.941850698 Feb 18 01:13:08 PM PST 24 Feb 18 01:13:13 PM PST 24 1043000732 ps
T302 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_hw_reset.1069679582 Feb 18 01:13:37 PM PST 24 Feb 18 01:13:39 PM PST 24 145481820 ps
T307 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_rw.372902197 Feb 18 01:13:37 PM PST 24 Feb 18 01:13:40 PM PST 24 45522705 ps
T1237 /workspace/coverage/cover_reg_top/2.otp_ctrl_tl_errors.3649373809 Feb 18 01:13:34 PM PST 24 Feb 18 01:13:42 PM PST 24 1265345000 ps
T1238 /workspace/coverage/cover_reg_top/16.otp_ctrl_tl_errors.2248070933 Feb 18 01:14:10 PM PST 24 Feb 18 01:14:18 PM PST 24 75197150 ps
T1239 /workspace/coverage/cover_reg_top/1.otp_ctrl_same_csr_outstanding.2925544309 Feb 18 01:13:29 PM PST 24 Feb 18 01:13:35 PM PST 24 1879530515 ps
T1240 /workspace/coverage/cover_reg_top/3.otp_ctrl_tl_errors.4066732591 Feb 18 01:13:29 PM PST 24 Feb 18 01:13:34 PM PST 24 215779693 ps
T1241 /workspace/coverage/cover_reg_top/18.otp_ctrl_intr_test.3971934250 Feb 18 01:14:15 PM PST 24 Feb 18 01:14:18 PM PST 24 583914876 ps
T303 /workspace/coverage/cover_reg_top/16.otp_ctrl_csr_rw.1960554702 Feb 18 01:14:08 PM PST 24 Feb 18 01:14:13 PM PST 24 55998429 ps
T1242 /workspace/coverage/cover_reg_top/11.otp_ctrl_same_csr_outstanding.3751143374 Feb 18 01:14:02 PM PST 24 Feb 18 01:14:07 PM PST 24 1122322583 ps
T265 /workspace/coverage/cover_reg_top/6.otp_ctrl_tl_intg_err.2495915664 Feb 18 01:13:44 PM PST 24 Feb 18 01:14:05 PM PST 24 1205451561 ps
T1243 /workspace/coverage/cover_reg_top/46.otp_ctrl_intr_test.2738618627 Feb 18 01:14:19 PM PST 24 Feb 18 01:14:22 PM PST 24 41571678 ps
T1244 /workspace/coverage/cover_reg_top/12.otp_ctrl_csr_rw.2292695518 Feb 18 01:14:01 PM PST 24 Feb 18 01:14:04 PM PST 24 693823923 ps
T1245 /workspace/coverage/cover_reg_top/2.otp_ctrl_mem_walk.2583951982 Feb 18 01:13:25 PM PST 24 Feb 18 01:13:28 PM PST 24 74126892 ps
T1246 /workspace/coverage/cover_reg_top/2.otp_ctrl_intr_test.2464259805 Feb 18 01:13:25 PM PST 24 Feb 18 01:13:29 PM PST 24 60238126 ps
T355 /workspace/coverage/cover_reg_top/2.otp_ctrl_tl_intg_err.1013389212 Feb 18 01:13:24 PM PST 24 Feb 18 01:13:37 PM PST 24 2724296017 ps
T1247 /workspace/coverage/cover_reg_top/12.otp_ctrl_same_csr_outstanding.746099098 Feb 18 01:14:05 PM PST 24 Feb 18 01:14:10 PM PST 24 350737660 ps
T1248 /workspace/coverage/cover_reg_top/1.otp_ctrl_intr_test.2784059372 Feb 18 01:13:21 PM PST 24 Feb 18 01:13:26 PM PST 24 46251597 ps
T1249 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_aliasing.1921672056 Feb 18 01:13:31 PM PST 24 Feb 18 01:13:37 PM PST 24 1189987033 ps
T1250 /workspace/coverage/cover_reg_top/29.otp_ctrl_intr_test.1684319977 Feb 18 01:14:22 PM PST 24 Feb 18 01:14:24 PM PST 24 133900153 ps
T1251 /workspace/coverage/cover_reg_top/25.otp_ctrl_intr_test.2597921609 Feb 18 01:14:23 PM PST 24 Feb 18 01:14:25 PM PST 24 137955126 ps
T1252 /workspace/coverage/cover_reg_top/40.otp_ctrl_intr_test.4144961209 Feb 18 01:14:20 PM PST 24 Feb 18 01:14:22 PM PST 24 43592970 ps
T1253 /workspace/coverage/cover_reg_top/5.otp_ctrl_csr_rw.2592738809 Feb 18 01:13:43 PM PST 24 Feb 18 01:13:47 PM PST 24 38488164 ps
T1254 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_mem_rw_with_rand_reset.2971944630 Feb 18 01:13:16 PM PST 24 Feb 18 01:13:22 PM PST 24 88779669 ps
T1255 /workspace/coverage/cover_reg_top/30.otp_ctrl_intr_test.852946150 Feb 18 01:14:23 PM PST 24 Feb 18 01:14:26 PM PST 24 39461305 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%