Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
89.48 91.65 90.25 89.67 73.30 91.86 96.33 93.28


Total test records in report: 1299
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html

T1046 /workspace/coverage/default/21.otp_ctrl_dai_errs.1113889599 Feb 25 02:09:48 PM PST 24 Feb 25 02:10:02 PM PST 24 490377741 ps
T1047 /workspace/coverage/default/41.otp_ctrl_alert_test.3805445698 Feb 25 02:12:36 PM PST 24 Feb 25 02:12:39 PM PST 24 178227068 ps
T1048 /workspace/coverage/default/23.otp_ctrl_stress_all_with_rand_reset.2862962843 Feb 25 02:10:10 PM PST 24 Feb 25 02:41:03 PM PST 24 452707875513 ps
T1049 /workspace/coverage/default/164.otp_ctrl_parallel_lc_esc.3754537483 Feb 25 02:16:05 PM PST 24 Feb 25 02:16:11 PM PST 24 136338897 ps
T1050 /workspace/coverage/default/262.otp_ctrl_init_fail.2152887820 Feb 25 02:17:01 PM PST 24 Feb 25 02:17:07 PM PST 24 575978513 ps
T1051 /workspace/coverage/default/197.otp_ctrl_init_fail.3240877866 Feb 25 02:16:23 PM PST 24 Feb 25 02:16:31 PM PST 24 2554806850 ps
T1052 /workspace/coverage/default/165.otp_ctrl_parallel_lc_esc.1452010910 Feb 25 02:16:01 PM PST 24 Feb 25 02:16:19 PM PST 24 2483755614 ps
T1053 /workspace/coverage/default/21.otp_ctrl_parallel_lc_esc.1903746059 Feb 25 02:09:52 PM PST 24 Feb 25 02:10:02 PM PST 24 2244889491 ps
T1054 /workspace/coverage/default/29.otp_ctrl_dai_lock.119141667 Feb 25 02:10:55 PM PST 24 Feb 25 02:11:09 PM PST 24 2445524047 ps
T1055 /workspace/coverage/default/27.otp_ctrl_parallel_lc_esc.3551674877 Feb 25 02:10:34 PM PST 24 Feb 25 02:10:46 PM PST 24 624726252 ps
T1056 /workspace/coverage/default/124.otp_ctrl_parallel_lc_esc.3015158554 Feb 25 02:15:14 PM PST 24 Feb 25 02:15:24 PM PST 24 1857030042 ps
T234 /workspace/coverage/default/27.otp_ctrl_macro_errs.1421181692 Feb 25 02:10:34 PM PST 24 Feb 25 02:10:42 PM PST 24 346318861 ps
T1057 /workspace/coverage/default/288.otp_ctrl_init_fail.336805985 Feb 25 02:17:00 PM PST 24 Feb 25 02:17:05 PM PST 24 264443288 ps
T1058 /workspace/coverage/default/49.otp_ctrl_parallel_lc_esc.1460954082 Feb 25 02:13:43 PM PST 24 Feb 25 02:13:52 PM PST 24 245259729 ps
T1059 /workspace/coverage/default/42.otp_ctrl_check_fail.2530039091 Feb 25 02:12:37 PM PST 24 Feb 25 02:13:17 PM PST 24 2613895385 ps
T1060 /workspace/coverage/default/17.otp_ctrl_parallel_lc_esc.1946602190 Feb 25 02:09:20 PM PST 24 Feb 25 02:09:24 PM PST 24 95237268 ps
T1061 /workspace/coverage/default/158.otp_ctrl_init_fail.4020662437 Feb 25 02:15:53 PM PST 24 Feb 25 02:15:56 PM PST 24 220884717 ps
T1062 /workspace/coverage/default/96.otp_ctrl_parallel_lc_esc.433131037 Feb 25 02:14:40 PM PST 24 Feb 25 02:15:02 PM PST 24 658282598 ps
T1063 /workspace/coverage/default/17.otp_ctrl_alert_test.2267516605 Feb 25 02:09:29 PM PST 24 Feb 25 02:09:31 PM PST 24 111131922 ps
T1064 /workspace/coverage/default/97.otp_ctrl_stress_all_with_rand_reset.2095702477 Feb 25 02:14:40 PM PST 24 Feb 25 03:21:22 PM PST 24 435187062985 ps
T1065 /workspace/coverage/default/160.otp_ctrl_parallel_lc_esc.1578651507 Feb 25 02:16:03 PM PST 24 Feb 25 02:16:12 PM PST 24 2031341550 ps
T1066 /workspace/coverage/default/121.otp_ctrl_parallel_lc_esc.2906088055 Feb 25 02:15:14 PM PST 24 Feb 25 02:15:31 PM PST 24 1582833482 ps
T1067 /workspace/coverage/default/219.otp_ctrl_init_fail.2860845421 Feb 25 02:16:46 PM PST 24 Feb 25 02:16:52 PM PST 24 1664574366 ps
T1068 /workspace/coverage/default/36.otp_ctrl_parallel_lc_req.170012504 Feb 25 02:11:47 PM PST 24 Feb 25 02:12:00 PM PST 24 453946510 ps
T1069 /workspace/coverage/default/265.otp_ctrl_init_fail.2442753044 Feb 25 02:16:56 PM PST 24 Feb 25 02:17:00 PM PST 24 303862687 ps
T1070 /workspace/coverage/default/34.otp_ctrl_check_fail.2853708543 Feb 25 02:11:33 PM PST 24 Feb 25 02:12:11 PM PST 24 1384711880 ps
T1071 /workspace/coverage/default/34.otp_ctrl_parallel_key_req.3308130994 Feb 25 02:11:39 PM PST 24 Feb 25 02:12:05 PM PST 24 802320915 ps
T1072 /workspace/coverage/default/39.otp_ctrl_macro_errs.2431269509 Feb 25 02:12:17 PM PST 24 Feb 25 02:12:47 PM PST 24 3378732991 ps
T1073 /workspace/coverage/default/82.otp_ctrl_init_fail.786490410 Feb 25 02:14:21 PM PST 24 Feb 25 02:14:25 PM PST 24 1841328948 ps
T1074 /workspace/coverage/default/266.otp_ctrl_init_fail.2628541583 Feb 25 02:16:59 PM PST 24 Feb 25 02:17:03 PM PST 24 109457425 ps
T1075 /workspace/coverage/default/140.otp_ctrl_init_fail.1145567263 Feb 25 02:15:36 PM PST 24 Feb 25 02:15:41 PM PST 24 1679379310 ps
T1076 /workspace/coverage/default/10.otp_ctrl_dai_errs.4081032264 Feb 25 02:08:35 PM PST 24 Feb 25 02:08:45 PM PST 24 369996354 ps
T1077 /workspace/coverage/default/66.otp_ctrl_parallel_lc_esc.640565030 Feb 25 02:13:48 PM PST 24 Feb 25 02:14:11 PM PST 24 1222242108 ps
T1078 /workspace/coverage/default/0.otp_ctrl_stress_all.442659355 Feb 25 02:05:49 PM PST 24 Feb 25 02:11:29 PM PST 24 35895344902 ps
T1079 /workspace/coverage/default/0.otp_ctrl_parallel_lc_req.2414224729 Feb 25 02:05:29 PM PST 24 Feb 25 02:05:44 PM PST 24 427815945 ps
T1080 /workspace/coverage/default/248.otp_ctrl_init_fail.3891842885 Feb 25 02:16:53 PM PST 24 Feb 25 02:16:58 PM PST 24 720083909 ps
T1081 /workspace/coverage/default/282.otp_ctrl_init_fail.2349185922 Feb 25 02:17:02 PM PST 24 Feb 25 02:17:06 PM PST 24 99854158 ps
T1082 /workspace/coverage/default/12.otp_ctrl_parallel_lc_req.4203504521 Feb 25 02:08:37 PM PST 24 Feb 25 02:08:48 PM PST 24 346621834 ps
T1083 /workspace/coverage/default/9.otp_ctrl_stress_all.341930523 Feb 25 02:08:35 PM PST 24 Feb 25 02:14:46 PM PST 24 34862145476 ps
T1084 /workspace/coverage/default/147.otp_ctrl_parallel_lc_esc.1365741484 Feb 25 02:15:36 PM PST 24 Feb 25 02:15:51 PM PST 24 267641338 ps
T1085 /workspace/coverage/default/12.otp_ctrl_alert_test.1850131231 Feb 25 02:08:37 PM PST 24 Feb 25 02:08:39 PM PST 24 302379945 ps
T1086 /workspace/coverage/default/12.otp_ctrl_dai_lock.337193768 Feb 25 02:08:34 PM PST 24 Feb 25 02:08:57 PM PST 24 3608261530 ps
T1087 /workspace/coverage/default/80.otp_ctrl_init_fail.2717776846 Feb 25 02:14:15 PM PST 24 Feb 25 02:14:19 PM PST 24 238727107 ps
T1088 /workspace/coverage/default/17.otp_ctrl_smoke.599436024 Feb 25 02:09:28 PM PST 24 Feb 25 02:09:40 PM PST 24 649057308 ps
T1089 /workspace/coverage/default/26.otp_ctrl_stress_all.701946428 Feb 25 02:10:39 PM PST 24 Feb 25 02:12:52 PM PST 24 10337750544 ps
T1090 /workspace/coverage/default/2.otp_ctrl_parallel_lc_req.762554225 Feb 25 02:06:20 PM PST 24 Feb 25 02:06:35 PM PST 24 1139925285 ps
T1091 /workspace/coverage/default/3.otp_ctrl_background_chks.3534191742 Feb 25 02:06:28 PM PST 24 Feb 25 02:06:44 PM PST 24 1388996483 ps
T1092 /workspace/coverage/default/180.otp_ctrl_init_fail.776230888 Feb 25 02:16:04 PM PST 24 Feb 25 02:16:08 PM PST 24 2383038865 ps
T1093 /workspace/coverage/default/41.otp_ctrl_check_fail.3123866786 Feb 25 02:12:33 PM PST 24 Feb 25 02:12:38 PM PST 24 145582404 ps
T1094 /workspace/coverage/default/43.otp_ctrl_smoke.99246395 Feb 25 02:12:34 PM PST 24 Feb 25 02:12:44 PM PST 24 818263336 ps
T1095 /workspace/coverage/default/32.otp_ctrl_alert_test.1723804357 Feb 25 02:11:29 PM PST 24 Feb 25 02:11:31 PM PST 24 144708130 ps
T1096 /workspace/coverage/default/46.otp_ctrl_dai_errs.648178968 Feb 25 02:13:00 PM PST 24 Feb 25 02:13:07 PM PST 24 142005749 ps
T1097 /workspace/coverage/default/12.otp_ctrl_init_fail.738754222 Feb 25 02:08:32 PM PST 24 Feb 25 02:08:37 PM PST 24 297648650 ps
T1098 /workspace/coverage/default/62.otp_ctrl_parallel_lc_esc.4106403047 Feb 25 02:13:50 PM PST 24 Feb 25 02:13:56 PM PST 24 393349125 ps
T1099 /workspace/coverage/default/163.otp_ctrl_init_fail.943409644 Feb 25 02:16:04 PM PST 24 Feb 25 02:16:08 PM PST 24 207798825 ps
T1100 /workspace/coverage/default/47.otp_ctrl_dai_lock.328219129 Feb 25 02:13:00 PM PST 24 Feb 25 02:13:21 PM PST 24 1689851600 ps
T17 /workspace/coverage/default/88.otp_ctrl_stress_all_with_rand_reset.1189330410 Feb 25 02:14:36 PM PST 24 Feb 25 04:11:10 PM PST 24 3841408097607 ps
T1101 /workspace/coverage/default/87.otp_ctrl_init_fail.1612641727 Feb 25 02:14:23 PM PST 24 Feb 25 02:14:30 PM PST 24 769127330 ps
T1102 /workspace/coverage/default/242.otp_ctrl_init_fail.3073184553 Feb 25 02:16:50 PM PST 24 Feb 25 02:16:54 PM PST 24 482672974 ps
T1103 /workspace/coverage/default/135.otp_ctrl_parallel_lc_esc.1599719545 Feb 25 02:15:22 PM PST 24 Feb 25 02:15:28 PM PST 24 395958252 ps
T1104 /workspace/coverage/default/168.otp_ctrl_init_fail.3403745941 Feb 25 02:16:05 PM PST 24 Feb 25 02:16:09 PM PST 24 96979397 ps
T1105 /workspace/coverage/default/24.otp_ctrl_smoke.162238257 Feb 25 02:10:19 PM PST 24 Feb 25 02:10:27 PM PST 24 924469693 ps
T1106 /workspace/coverage/default/20.otp_ctrl_regwen.3507328678 Feb 25 02:09:39 PM PST 24 Feb 25 02:09:43 PM PST 24 427077931 ps
T1107 /workspace/coverage/default/5.otp_ctrl_stress_all_with_rand_reset.822448959 Feb 25 02:07:22 PM PST 24 Feb 25 02:49:55 PM PST 24 256880830523 ps
T1108 /workspace/coverage/default/15.otp_ctrl_alert_test.3940082953 Feb 25 02:09:16 PM PST 24 Feb 25 02:09:18 PM PST 24 71184256 ps
T1109 /workspace/coverage/default/133.otp_ctrl_parallel_lc_esc.2752171939 Feb 25 02:15:18 PM PST 24 Feb 25 02:15:27 PM PST 24 551465086 ps
T1110 /workspace/coverage/default/44.otp_ctrl_stress_all.3985346415 Feb 25 02:12:56 PM PST 24 Feb 25 02:13:03 PM PST 24 245991277 ps
T1111 /workspace/coverage/default/16.otp_ctrl_parallel_key_req.262801129 Feb 25 02:09:20 PM PST 24 Feb 25 02:09:36 PM PST 24 1306115091 ps
T1112 /workspace/coverage/default/31.otp_ctrl_check_fail.1412117440 Feb 25 02:11:19 PM PST 24 Feb 25 02:11:36 PM PST 24 6223696919 ps
T1113 /workspace/coverage/default/106.otp_ctrl_init_fail.284282028 Feb 25 02:14:41 PM PST 24 Feb 25 02:14:45 PM PST 24 477911546 ps
T1114 /workspace/coverage/default/3.otp_ctrl_dai_lock.3895931851 Feb 25 02:06:27 PM PST 24 Feb 25 02:06:49 PM PST 24 8911428164 ps
T1115 /workspace/coverage/default/43.otp_ctrl_parallel_key_req.2569170438 Feb 25 02:12:42 PM PST 24 Feb 25 02:13:02 PM PST 24 2348192240 ps
T70 /workspace/coverage/default/35.otp_ctrl_stress_all.925127900 Feb 25 02:11:46 PM PST 24 Feb 25 02:16:23 PM PST 24 25301136030 ps
T1116 /workspace/coverage/default/232.otp_ctrl_init_fail.4219478621 Feb 25 02:16:45 PM PST 24 Feb 25 02:16:49 PM PST 24 233773490 ps
T1117 /workspace/coverage/default/12.otp_ctrl_macro_errs.1945069685 Feb 25 02:08:36 PM PST 24 Feb 25 02:08:59 PM PST 24 3403568915 ps
T1118 /workspace/coverage/default/46.otp_ctrl_smoke.567758901 Feb 25 02:13:02 PM PST 24 Feb 25 02:13:07 PM PST 24 2496269201 ps
T1119 /workspace/coverage/default/16.otp_ctrl_test_access.1870885271 Feb 25 02:09:22 PM PST 24 Feb 25 02:10:12 PM PST 24 6348712404 ps
T1120 /workspace/coverage/default/102.otp_ctrl_parallel_lc_esc.1166632442 Feb 25 02:14:42 PM PST 24 Feb 25 02:14:53 PM PST 24 1108716052 ps
T1121 /workspace/coverage/default/70.otp_ctrl_parallel_lc_esc.1579604330 Feb 25 02:13:57 PM PST 24 Feb 25 02:14:06 PM PST 24 447511276 ps
T1122 /workspace/coverage/default/36.otp_ctrl_dai_errs.804640774 Feb 25 02:11:46 PM PST 24 Feb 25 02:12:44 PM PST 24 3280602052 ps
T1123 /workspace/coverage/default/24.otp_ctrl_dai_lock.2314593492 Feb 25 02:10:18 PM PST 24 Feb 25 02:10:28 PM PST 24 438829048 ps
T32 /workspace/coverage/default/209.otp_ctrl_init_fail.2953355816 Feb 25 02:16:32 PM PST 24 Feb 25 02:16:37 PM PST 24 272250361 ps
T1124 /workspace/coverage/default/24.otp_ctrl_init_fail.2974915448 Feb 25 02:10:17 PM PST 24 Feb 25 02:10:21 PM PST 24 120995896 ps
T126 /workspace/coverage/default/54.otp_ctrl_init_fail.771265723 Feb 25 02:13:36 PM PST 24 Feb 25 02:13:41 PM PST 24 645648283 ps
T1125 /workspace/coverage/default/5.otp_ctrl_parallel_lc_req.1392566115 Feb 25 02:07:06 PM PST 24 Feb 25 02:07:18 PM PST 24 632846391 ps
T1126 /workspace/coverage/default/38.otp_ctrl_dai_lock.2951857269 Feb 25 02:12:04 PM PST 24 Feb 25 02:13:01 PM PST 24 28822356234 ps
T1127 /workspace/coverage/default/44.otp_ctrl_check_fail.2827207143 Feb 25 02:12:42 PM PST 24 Feb 25 02:12:48 PM PST 24 355797332 ps
T1128 /workspace/coverage/default/19.otp_ctrl_smoke.3874401110 Feb 25 02:09:31 PM PST 24 Feb 25 02:09:36 PM PST 24 243021749 ps
T1129 /workspace/coverage/default/45.otp_ctrl_test_access.2194772743 Feb 25 02:13:01 PM PST 24 Feb 25 02:13:07 PM PST 24 525312119 ps
T1130 /workspace/coverage/default/51.otp_ctrl_parallel_lc_esc.2354504032 Feb 25 02:13:38 PM PST 24 Feb 25 02:13:47 PM PST 24 652946139 ps
T1131 /workspace/coverage/default/3.otp_ctrl_macro_errs.3211494814 Feb 25 02:06:35 PM PST 24 Feb 25 02:06:49 PM PST 24 1508806482 ps
T1132 /workspace/coverage/default/210.otp_ctrl_init_fail.1864141523 Feb 25 02:16:30 PM PST 24 Feb 25 02:16:34 PM PST 24 252504172 ps
T1133 /workspace/coverage/default/28.otp_ctrl_parallel_key_req.681287324 Feb 25 02:10:53 PM PST 24 Feb 25 02:11:11 PM PST 24 1637853106 ps
T1134 /workspace/coverage/default/157.otp_ctrl_parallel_lc_esc.1602450192 Feb 25 02:15:46 PM PST 24 Feb 25 02:15:50 PM PST 24 151509374 ps
T1135 /workspace/coverage/default/46.otp_ctrl_check_fail.3610703923 Feb 25 02:13:04 PM PST 24 Feb 25 02:13:15 PM PST 24 999224716 ps
T1136 /workspace/coverage/default/45.otp_ctrl_parallel_lc_esc.2696270734 Feb 25 02:13:04 PM PST 24 Feb 25 02:13:11 PM PST 24 580101097 ps
T1137 /workspace/coverage/default/27.otp_ctrl_dai_errs.2177337002 Feb 25 02:10:35 PM PST 24 Feb 25 02:11:01 PM PST 24 10406834062 ps
T1138 /workspace/coverage/default/267.otp_ctrl_init_fail.2241145491 Feb 25 02:17:00 PM PST 24 Feb 25 02:17:06 PM PST 24 403354820 ps
T1139 /workspace/coverage/default/16.otp_ctrl_alert_test.257282443 Feb 25 02:09:22 PM PST 24 Feb 25 02:09:25 PM PST 24 81206681 ps
T1140 /workspace/coverage/default/29.otp_ctrl_smoke.3526318841 Feb 25 02:10:53 PM PST 24 Feb 25 02:11:01 PM PST 24 1031660980 ps
T1141 /workspace/coverage/default/49.otp_ctrl_parallel_lc_req.145087913 Feb 25 02:13:44 PM PST 24 Feb 25 02:13:59 PM PST 24 800640653 ps
T1142 /workspace/coverage/default/105.otp_ctrl_parallel_lc_esc.3473390686 Feb 25 02:14:40 PM PST 24 Feb 25 02:14:50 PM PST 24 339514448 ps
T136 /workspace/coverage/default/166.otp_ctrl_init_fail.1940737316 Feb 25 02:16:04 PM PST 24 Feb 25 02:16:08 PM PST 24 250612844 ps
T1143 /workspace/coverage/default/38.otp_ctrl_smoke.2962071594 Feb 25 02:12:05 PM PST 24 Feb 25 02:12:09 PM PST 24 433197075 ps
T1144 /workspace/coverage/default/179.otp_ctrl_init_fail.365507223 Feb 25 02:16:10 PM PST 24 Feb 25 02:16:15 PM PST 24 253335921 ps
T1145 /workspace/coverage/default/36.otp_ctrl_test_access.3246596094 Feb 25 02:11:57 PM PST 24 Feb 25 02:12:05 PM PST 24 592925418 ps
T1146 /workspace/coverage/default/217.otp_ctrl_init_fail.3692862319 Feb 25 02:16:38 PM PST 24 Feb 25 02:16:43 PM PST 24 661572924 ps
T1147 /workspace/coverage/default/18.otp_ctrl_test_access.2881795508 Feb 25 02:09:33 PM PST 24 Feb 25 02:09:41 PM PST 24 378105524 ps
T1148 /workspace/coverage/default/41.otp_ctrl_parallel_key_req.3228157127 Feb 25 02:12:31 PM PST 24 Feb 25 02:12:40 PM PST 24 705619624 ps
T1149 /workspace/coverage/default/13.otp_ctrl_dai_lock.409151392 Feb 25 02:08:36 PM PST 24 Feb 25 02:08:49 PM PST 24 4589382652 ps
T1150 /workspace/coverage/default/12.otp_ctrl_parallel_key_req.356045929 Feb 25 02:08:32 PM PST 24 Feb 25 02:08:48 PM PST 24 1008851182 ps
T1151 /workspace/coverage/default/15.otp_ctrl_dai_errs.1388359054 Feb 25 02:08:59 PM PST 24 Feb 25 02:09:21 PM PST 24 7727826145 ps
T1152 /workspace/coverage/default/13.otp_ctrl_stress_all.1488365444 Feb 25 02:08:39 PM PST 24 Feb 25 02:08:41 PM PST 24 70160786 ps
T1153 /workspace/coverage/default/156.otp_ctrl_init_fail.4189200868 Feb 25 02:15:51 PM PST 24 Feb 25 02:15:56 PM PST 24 391361969 ps
T1154 /workspace/coverage/default/27.otp_ctrl_test_access.3160431316 Feb 25 02:10:51 PM PST 24 Feb 25 02:11:19 PM PST 24 2308975118 ps
T1155 /workspace/coverage/default/35.otp_ctrl_dai_errs.2264528060 Feb 25 02:11:38 PM PST 24 Feb 25 02:12:06 PM PST 24 5184610263 ps
T1156 /workspace/coverage/default/70.otp_ctrl_init_fail.657191482 Feb 25 02:14:01 PM PST 24 Feb 25 02:14:07 PM PST 24 2059666337 ps
T1157 /workspace/coverage/default/186.otp_ctrl_parallel_lc_esc.218521511 Feb 25 02:16:14 PM PST 24 Feb 25 02:16:23 PM PST 24 245985189 ps
T1158 /workspace/coverage/default/1.otp_ctrl_regwen.767021164 Feb 25 02:05:55 PM PST 24 Feb 25 02:06:00 PM PST 24 1193139654 ps
T1159 /workspace/coverage/default/122.otp_ctrl_init_fail.143850138 Feb 25 02:15:15 PM PST 24 Feb 25 02:15:20 PM PST 24 531292297 ps
T1160 /workspace/coverage/default/71.otp_ctrl_stress_all_with_rand_reset.2284536435 Feb 25 02:13:59 PM PST 24 Feb 25 02:58:39 PM PST 24 125655129154 ps
T1161 /workspace/coverage/default/21.otp_ctrl_macro_errs.4055514677 Feb 25 02:09:47 PM PST 24 Feb 25 02:10:11 PM PST 24 708497080 ps
T1162 /workspace/coverage/default/92.otp_ctrl_init_fail.585498469 Feb 25 02:14:34 PM PST 24 Feb 25 02:14:39 PM PST 24 1962874511 ps
T1163 /workspace/coverage/default/289.otp_ctrl_init_fail.3378109605 Feb 25 02:16:58 PM PST 24 Feb 25 02:17:03 PM PST 24 128242762 ps
T1164 /workspace/coverage/default/42.otp_ctrl_regwen.3278973085 Feb 25 02:12:33 PM PST 24 Feb 25 02:12:38 PM PST 24 211260789 ps
T1165 /workspace/coverage/default/152.otp_ctrl_parallel_lc_esc.2575268093 Feb 25 02:15:58 PM PST 24 Feb 25 02:16:06 PM PST 24 872672644 ps
T1166 /workspace/coverage/default/17.otp_ctrl_macro_errs.441558911 Feb 25 02:09:20 PM PST 24 Feb 25 02:10:01 PM PST 24 11267391890 ps
T1167 /workspace/coverage/cover_reg_top/46.otp_ctrl_intr_test.3863659643 Feb 25 12:35:02 PM PST 24 Feb 25 12:35:04 PM PST 24 87833787 ps
T1168 /workspace/coverage/cover_reg_top/7.otp_ctrl_tl_errors.4283075332 Feb 25 12:34:41 PM PST 24 Feb 25 12:34:45 PM PST 24 61765416 ps
T1169 /workspace/coverage/cover_reg_top/4.otp_ctrl_mem_partial_access.3068697419 Feb 25 12:34:26 PM PST 24 Feb 25 12:34:28 PM PST 24 108463171 ps
T267 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_rw.3808478800 Feb 25 12:34:33 PM PST 24 Feb 25 12:34:35 PM PST 24 154097315 ps
T1170 /workspace/coverage/cover_reg_top/9.otp_ctrl_tl_errors.4020730571 Feb 25 12:34:12 PM PST 24 Feb 25 12:34:17 PM PST 24 1504384980 ps
T268 /workspace/coverage/cover_reg_top/19.otp_ctrl_same_csr_outstanding.2429587651 Feb 25 12:34:43 PM PST 24 Feb 25 12:34:47 PM PST 24 981101672 ps
T269 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_rw.1787074503 Feb 25 12:34:31 PM PST 24 Feb 25 12:34:33 PM PST 24 713622280 ps
T1171 /workspace/coverage/cover_reg_top/2.otp_ctrl_intr_test.725141277 Feb 25 12:34:16 PM PST 24 Feb 25 12:34:18 PM PST 24 36626554 ps
T1172 /workspace/coverage/cover_reg_top/33.otp_ctrl_intr_test.1745852991 Feb 25 12:34:32 PM PST 24 Feb 25 12:34:35 PM PST 24 43131748 ps
T305 /workspace/coverage/cover_reg_top/11.otp_ctrl_same_csr_outstanding.4232754229 Feb 25 12:34:27 PM PST 24 Feb 25 12:34:29 PM PST 24 47723907 ps
T264 /workspace/coverage/cover_reg_top/12.otp_ctrl_tl_intg_err.3512988172 Feb 25 12:34:36 PM PST 24 Feb 25 12:34:46 PM PST 24 711111150 ps
T303 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_aliasing.2828377794 Feb 25 12:34:28 PM PST 24 Feb 25 12:34:32 PM PST 24 1520453612 ps
T1173 /workspace/coverage/cover_reg_top/1.otp_ctrl_mem_partial_access.3445163762 Feb 25 12:34:06 PM PST 24 Feb 25 12:34:07 PM PST 24 36764266 ps
T306 /workspace/coverage/cover_reg_top/6.otp_ctrl_same_csr_outstanding.3113392983 Feb 25 12:34:28 PM PST 24 Feb 25 12:34:33 PM PST 24 818250118 ps
T291 /workspace/coverage/cover_reg_top/7.otp_ctrl_csr_rw.3894641244 Feb 25 12:34:17 PM PST 24 Feb 25 12:34:19 PM PST 24 75914797 ps
T1174 /workspace/coverage/cover_reg_top/10.otp_ctrl_tl_errors.660937087 Feb 25 12:34:33 PM PST 24 Feb 25 12:34:40 PM PST 24 569846310 ps
T1175 /workspace/coverage/cover_reg_top/4.otp_ctrl_intr_test.3756843849 Feb 25 12:34:16 PM PST 24 Feb 25 12:34:18 PM PST 24 75394143 ps
T307 /workspace/coverage/cover_reg_top/2.otp_ctrl_same_csr_outstanding.3839273508 Feb 25 12:34:15 PM PST 24 Feb 25 12:34:18 PM PST 24 94250838 ps
T1176 /workspace/coverage/cover_reg_top/17.otp_ctrl_intr_test.2276280218 Feb 25 12:34:30 PM PST 24 Feb 25 12:34:37 PM PST 24 141495606 ps
T365 /workspace/coverage/cover_reg_top/7.otp_ctrl_csr_mem_rw_with_rand_reset.1826620943 Feb 25 12:34:17 PM PST 24 Feb 25 12:34:19 PM PST 24 259189660 ps
T364 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_bit_bash.3593347744 Feb 25 12:34:06 PM PST 24 Feb 25 12:34:15 PM PST 24 3646248065 ps
T1177 /workspace/coverage/cover_reg_top/17.otp_ctrl_csr_mem_rw_with_rand_reset.3605584452 Feb 25 12:34:29 PM PST 24 Feb 25 12:34:33 PM PST 24 146194779 ps
T1178 /workspace/coverage/cover_reg_top/13.otp_ctrl_csr_mem_rw_with_rand_reset.2977977325 Feb 25 12:34:37 PM PST 24 Feb 25 12:34:39 PM PST 24 69204395 ps
T1179 /workspace/coverage/cover_reg_top/1.otp_ctrl_tl_errors.2279029019 Feb 25 12:34:22 PM PST 24 Feb 25 12:34:25 PM PST 24 91561847 ps
T265 /workspace/coverage/cover_reg_top/14.otp_ctrl_tl_intg_err.2292239902 Feb 25 12:34:42 PM PST 24 Feb 25 12:34:54 PM PST 24 2607457021 ps
T308 /workspace/coverage/cover_reg_top/3.otp_ctrl_same_csr_outstanding.3120491473 Feb 25 12:34:32 PM PST 24 Feb 25 12:34:35 PM PST 24 241308571 ps
T1180 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_mem_rw_with_rand_reset.2798240755 Feb 25 12:34:33 PM PST 24 Feb 25 12:34:36 PM PST 24 136596851 ps
T309 /workspace/coverage/cover_reg_top/16.otp_ctrl_same_csr_outstanding.2354236713 Feb 25 12:34:39 PM PST 24 Feb 25 12:34:43 PM PST 24 89751722 ps
T310 /workspace/coverage/cover_reg_top/5.otp_ctrl_same_csr_outstanding.301047802 Feb 25 12:34:25 PM PST 24 Feb 25 12:34:27 PM PST 24 133193994 ps
T266 /workspace/coverage/cover_reg_top/16.otp_ctrl_tl_intg_err.2582897598 Feb 25 12:34:36 PM PST 24 Feb 25 12:34:47 PM PST 24 1237624542 ps
T292 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_rw.840790386 Feb 25 12:34:08 PM PST 24 Feb 25 12:34:10 PM PST 24 148497916 ps
T1181 /workspace/coverage/cover_reg_top/15.otp_ctrl_csr_mem_rw_with_rand_reset.2069289382 Feb 25 12:34:36 PM PST 24 Feb 25 12:34:40 PM PST 24 1002185497 ps
T1182 /workspace/coverage/cover_reg_top/16.otp_ctrl_csr_mem_rw_with_rand_reset.2851874139 Feb 25 12:34:27 PM PST 24 Feb 25 12:34:30 PM PST 24 1652348683 ps
T1183 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_aliasing.1362688470 Feb 25 12:34:21 PM PST 24 Feb 25 12:34:24 PM PST 24 220205408 ps
T1184 /workspace/coverage/cover_reg_top/14.otp_ctrl_tl_errors.3448937103 Feb 25 12:34:34 PM PST 24 Feb 25 12:34:42 PM PST 24 2543539936 ps
T1185 /workspace/coverage/cover_reg_top/12.otp_ctrl_csr_mem_rw_with_rand_reset.3496657906 Feb 25 12:34:13 PM PST 24 Feb 25 12:34:16 PM PST 24 104674040 ps
T1186 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_bit_bash.2517404125 Feb 25 12:34:13 PM PST 24 Feb 25 12:34:18 PM PST 24 232247581 ps
T293 /workspace/coverage/cover_reg_top/13.otp_ctrl_csr_rw.3277410250 Feb 25 12:34:50 PM PST 24 Feb 25 12:34:51 PM PST 24 42008686 ps
T1187 /workspace/coverage/cover_reg_top/1.otp_ctrl_intr_test.1046181427 Feb 25 12:34:15 PM PST 24 Feb 25 12:34:17 PM PST 24 47989020 ps
T1188 /workspace/coverage/cover_reg_top/4.otp_ctrl_mem_walk.4200434312 Feb 25 12:34:57 PM PST 24 Feb 25 12:35:03 PM PST 24 37834872 ps
T1189 /workspace/coverage/cover_reg_top/16.otp_ctrl_csr_rw.647292267 Feb 25 12:34:34 PM PST 24 Feb 25 12:34:35 PM PST 24 73963131 ps
T1190 /workspace/coverage/cover_reg_top/35.otp_ctrl_intr_test.2821563268 Feb 25 12:35:06 PM PST 24 Feb 25 12:35:08 PM PST 24 43651109 ps
T1191 /workspace/coverage/cover_reg_top/3.otp_ctrl_mem_partial_access.3457548279 Feb 25 12:34:29 PM PST 24 Feb 25 12:34:32 PM PST 24 73072088 ps
T1192 /workspace/coverage/cover_reg_top/48.otp_ctrl_intr_test.325372602 Feb 25 12:34:34 PM PST 24 Feb 25 12:34:35 PM PST 24 71329423 ps
T1193 /workspace/coverage/cover_reg_top/15.otp_ctrl_tl_errors.3671295741 Feb 25 12:34:31 PM PST 24 Feb 25 12:34:35 PM PST 24 80299801 ps
T270 /workspace/coverage/cover_reg_top/15.otp_ctrl_tl_intg_err.3114677545 Feb 25 12:34:19 PM PST 24 Feb 25 12:34:32 PM PST 24 2446904506 ps
T1194 /workspace/coverage/cover_reg_top/1.otp_ctrl_same_csr_outstanding.1190944277 Feb 25 12:34:07 PM PST 24 Feb 25 12:34:11 PM PST 24 128550277 ps
T1195 /workspace/coverage/cover_reg_top/45.otp_ctrl_intr_test.1927714823 Feb 25 12:34:36 PM PST 24 Feb 25 12:34:38 PM PST 24 146381836 ps
T1196 /workspace/coverage/cover_reg_top/12.otp_ctrl_same_csr_outstanding.2411232417 Feb 25 12:34:44 PM PST 24 Feb 25 12:34:51 PM PST 24 1310483730 ps
T1197 /workspace/coverage/cover_reg_top/17.otp_ctrl_tl_errors.1643120526 Feb 25 12:34:21 PM PST 24 Feb 25 12:34:27 PM PST 24 120204824 ps
T294 /workspace/coverage/cover_reg_top/10.otp_ctrl_csr_rw.1716581889 Feb 25 12:34:41 PM PST 24 Feb 25 12:34:43 PM PST 24 147736091 ps
T1198 /workspace/coverage/cover_reg_top/6.otp_ctrl_tl_errors.1110651836 Feb 25 12:34:24 PM PST 24 Feb 25 12:34:29 PM PST 24 82296432 ps
T271 /workspace/coverage/cover_reg_top/4.otp_ctrl_tl_intg_err.4283938304 Feb 25 12:34:38 PM PST 24 Feb 25 12:34:48 PM PST 24 737612743 ps
T1199 /workspace/coverage/cover_reg_top/14.otp_ctrl_intr_test.3567826204 Feb 25 12:34:49 PM PST 24 Feb 25 12:34:51 PM PST 24 42058401 ps
T1200 /workspace/coverage/cover_reg_top/0.otp_ctrl_mem_partial_access.3082261379 Feb 25 12:34:37 PM PST 24 Feb 25 12:34:38 PM PST 24 138573483 ps
T295 /workspace/coverage/cover_reg_top/11.otp_ctrl_csr_rw.410968001 Feb 25 12:34:33 PM PST 24 Feb 25 12:34:35 PM PST 24 51134149 ps
T1201 /workspace/coverage/cover_reg_top/19.otp_ctrl_intr_test.2597511491 Feb 25 12:34:44 PM PST 24 Feb 25 12:34:50 PM PST 24 142691182 ps
T1202 /workspace/coverage/cover_reg_top/8.otp_ctrl_tl_errors.3901792518 Feb 25 12:34:25 PM PST 24 Feb 25 12:34:29 PM PST 24 203253439 ps
T1203 /workspace/coverage/cover_reg_top/4.otp_ctrl_tl_errors.3048318673 Feb 25 12:34:28 PM PST 24 Feb 25 12:34:36 PM PST 24 325146754 ps
T1204 /workspace/coverage/cover_reg_top/2.otp_ctrl_mem_walk.2997357805 Feb 25 12:34:17 PM PST 24 Feb 25 12:34:18 PM PST 24 53273778 ps
T1205 /workspace/coverage/cover_reg_top/19.otp_ctrl_csr_mem_rw_with_rand_reset.3641052196 Feb 25 12:34:37 PM PST 24 Feb 25 12:34:40 PM PST 24 390449292 ps
T340 /workspace/coverage/cover_reg_top/9.otp_ctrl_tl_intg_err.2663730737 Feb 25 12:34:26 PM PST 24 Feb 25 12:34:38 PM PST 24 1472600911 ps
T1206 /workspace/coverage/cover_reg_top/11.otp_ctrl_intr_test.73814825 Feb 25 12:34:37 PM PST 24 Feb 25 12:34:39 PM PST 24 71339097 ps
T1207 /workspace/coverage/cover_reg_top/20.otp_ctrl_intr_test.4154820272 Feb 25 12:34:36 PM PST 24 Feb 25 12:34:38 PM PST 24 72286678 ps
T1208 /workspace/coverage/cover_reg_top/18.otp_ctrl_csr_mem_rw_with_rand_reset.2547121849 Feb 25 12:34:31 PM PST 24 Feb 25 12:34:35 PM PST 24 1691632214 ps
T1209 /workspace/coverage/cover_reg_top/8.otp_ctrl_csr_rw.3726952830 Feb 25 12:34:23 PM PST 24 Feb 25 12:34:25 PM PST 24 40711117 ps
T1210 /workspace/coverage/cover_reg_top/9.otp_ctrl_same_csr_outstanding.991927520 Feb 25 12:34:34 PM PST 24 Feb 25 12:34:38 PM PST 24 1432479240 ps
T1211 /workspace/coverage/cover_reg_top/1.otp_ctrl_mem_walk.285405584 Feb 25 12:34:24 PM PST 24 Feb 25 12:34:26 PM PST 24 507586798 ps
T1212 /workspace/coverage/cover_reg_top/10.otp_ctrl_same_csr_outstanding.2487409929 Feb 25 12:34:32 PM PST 24 Feb 25 12:34:37 PM PST 24 410578780 ps
T1213 /workspace/coverage/cover_reg_top/7.otp_ctrl_intr_test.1943836806 Feb 25 12:34:36 PM PST 24 Feb 25 12:34:38 PM PST 24 41260322 ps
T1214 /workspace/coverage/cover_reg_top/9.otp_ctrl_csr_mem_rw_with_rand_reset.1998170192 Feb 25 12:34:35 PM PST 24 Feb 25 12:34:38 PM PST 24 67100366 ps
T1215 /workspace/coverage/cover_reg_top/15.otp_ctrl_intr_test.493976183 Feb 25 12:34:40 PM PST 24 Feb 25 12:34:42 PM PST 24 43431513 ps
T1216 /workspace/coverage/cover_reg_top/22.otp_ctrl_intr_test.468826376 Feb 25 12:34:34 PM PST 24 Feb 25 12:34:36 PM PST 24 539789895 ps
T1217 /workspace/coverage/cover_reg_top/5.otp_ctrl_intr_test.3271734728 Feb 25 12:34:22 PM PST 24 Feb 25 12:34:23 PM PST 24 101052474 ps
T1218 /workspace/coverage/cover_reg_top/32.otp_ctrl_intr_test.1314840713 Feb 25 12:34:31 PM PST 24 Feb 25 12:34:33 PM PST 24 517378785 ps
T1219 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_hw_reset.3907485235 Feb 25 12:34:23 PM PST 24 Feb 25 12:34:25 PM PST 24 1471439225 ps
T1220 /workspace/coverage/cover_reg_top/0.otp_ctrl_same_csr_outstanding.3036992001 Feb 25 12:34:33 PM PST 24 Feb 25 12:34:37 PM PST 24 161842534 ps
T1221 /workspace/coverage/cover_reg_top/39.otp_ctrl_intr_test.1417424767 Feb 25 12:34:54 PM PST 24 Feb 25 12:34:55 PM PST 24 38123272 ps
T1222 /workspace/coverage/cover_reg_top/29.otp_ctrl_intr_test.432150184 Feb 25 12:34:38 PM PST 24 Feb 25 12:34:42 PM PST 24 115519730 ps
T1223 /workspace/coverage/cover_reg_top/3.otp_ctrl_intr_test.1717313168 Feb 25 12:34:02 PM PST 24 Feb 25 12:34:03 PM PST 24 42268322 ps
T1224 /workspace/coverage/cover_reg_top/2.otp_ctrl_mem_partial_access.4158303155 Feb 25 12:34:22 PM PST 24 Feb 25 12:34:24 PM PST 24 536313719 ps
T1225 /workspace/coverage/cover_reg_top/27.otp_ctrl_intr_test.553677064 Feb 25 12:35:03 PM PST 24 Feb 25 12:35:05 PM PST 24 106625092 ps
T1226 /workspace/coverage/cover_reg_top/13.otp_ctrl_same_csr_outstanding.3688061622 Feb 25 12:34:32 PM PST 24 Feb 25 12:34:36 PM PST 24 391006020 ps
T345 /workspace/coverage/cover_reg_top/5.otp_ctrl_tl_intg_err.780633140 Feb 25 12:34:22 PM PST 24 Feb 25 12:34:35 PM PST 24 10258399488 ps
T1227 /workspace/coverage/cover_reg_top/23.otp_ctrl_intr_test.3655632409 Feb 25 12:34:51 PM PST 24 Feb 25 12:34:53 PM PST 24 76909879 ps
T1228 /workspace/coverage/cover_reg_top/3.otp_ctrl_tl_errors.1790289755 Feb 25 12:34:25 PM PST 24 Feb 25 12:34:30 PM PST 24 121121428 ps
T1229 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_aliasing.1711968739 Feb 25 12:34:22 PM PST 24 Feb 25 12:34:29 PM PST 24 809901113 ps
T1230 /workspace/coverage/cover_reg_top/12.otp_ctrl_tl_errors.836771740 Feb 25 12:34:35 PM PST 24 Feb 25 12:34:39 PM PST 24 220380048 ps
T1231 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_mem_rw_with_rand_reset.2841590179 Feb 25 12:34:32 PM PST 24 Feb 25 12:34:35 PM PST 24 73029070 ps
T296 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_aliasing.1943871145 Feb 25 12:34:44 PM PST 24 Feb 25 12:34:55 PM PST 24 437252913 ps
T1232 /workspace/coverage/cover_reg_top/5.otp_ctrl_csr_rw.2516729401 Feb 25 12:34:24 PM PST 24 Feb 25 12:34:25 PM PST 24 79978697 ps
T1233 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_mem_rw_with_rand_reset.496544050 Feb 25 12:34:11 PM PST 24 Feb 25 12:34:14 PM PST 24 107622245 ps
T341 /workspace/coverage/cover_reg_top/13.otp_ctrl_tl_intg_err.1560544563 Feb 25 12:34:49 PM PST 24 Feb 25 12:35:10 PM PST 24 1797812120 ps
T1234 /workspace/coverage/cover_reg_top/38.otp_ctrl_intr_test.963585815 Feb 25 12:34:31 PM PST 24 Feb 25 12:34:33 PM PST 24 41676393 ps
T342 /workspace/coverage/cover_reg_top/7.otp_ctrl_tl_intg_err.856160486 Feb 25 12:34:50 PM PST 24 Feb 25 12:35:08 PM PST 24 1380801380 ps
T1235 /workspace/coverage/cover_reg_top/8.otp_ctrl_intr_test.578150062 Feb 25 12:34:36 PM PST 24 Feb 25 12:34:38 PM PST 24 38600572 ps
T343 /workspace/coverage/cover_reg_top/17.otp_ctrl_tl_intg_err.3678471184 Feb 25 12:34:33 PM PST 24 Feb 25 12:34:52 PM PST 24 2363449490 ps
T1236 /workspace/coverage/cover_reg_top/8.otp_ctrl_tl_intg_err.4172839955 Feb 25 12:34:26 PM PST 24 Feb 25 12:34:42 PM PST 24 602517115 ps
T1237 /workspace/coverage/cover_reg_top/37.otp_ctrl_intr_test.1365018154 Feb 25 12:34:31 PM PST 24 Feb 25 12:34:33 PM PST 24 147168052 ps
T1238 /workspace/coverage/cover_reg_top/0.otp_ctrl_tl_errors.1412446254 Feb 25 12:34:23 PM PST 24 Feb 25 12:34:30 PM PST 24 208683607 ps
T1239 /workspace/coverage/cover_reg_top/12.otp_ctrl_intr_test.816609890 Feb 25 12:34:30 PM PST 24 Feb 25 12:34:32 PM PST 24 540102475 ps
T297 /workspace/coverage/cover_reg_top/12.otp_ctrl_csr_rw.1078283649 Feb 25 12:34:32 PM PST 24 Feb 25 12:34:35 PM PST 24 49840818 ps
T1240 /workspace/coverage/cover_reg_top/11.otp_ctrl_tl_intg_err.828522404 Feb 25 12:34:31 PM PST 24 Feb 25 12:34:51 PM PST 24 1436502016 ps
T1241 /workspace/coverage/cover_reg_top/16.otp_ctrl_intr_test.2892447977 Feb 25 12:34:48 PM PST 24 Feb 25 12:34:50 PM PST 24 575652040 ps
T1242 /workspace/coverage/cover_reg_top/43.otp_ctrl_intr_test.3639622694 Feb 25 12:34:46 PM PST 24 Feb 25 12:34:50 PM PST 24 38779934 ps
T298 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_rw.3452594520 Feb 25 12:34:05 PM PST 24 Feb 25 12:34:07 PM PST 24 46300841 ps
T1243 /workspace/coverage/cover_reg_top/8.otp_ctrl_same_csr_outstanding.1227295975 Feb 25 12:34:32 PM PST 24 Feb 25 12:34:37 PM PST 24 123485611 ps
T1244 /workspace/coverage/cover_reg_top/31.otp_ctrl_intr_test.853635929 Feb 25 12:34:44 PM PST 24 Feb 25 12:34:50 PM PST 24 105926019 ps
T1245 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_mem_rw_with_rand_reset.130204476 Feb 25 12:34:40 PM PST 24 Feb 25 12:34:43 PM PST 24 109362637 ps
T1246 /workspace/coverage/cover_reg_top/16.otp_ctrl_tl_errors.3259360477 Feb 25 12:34:38 PM PST 24 Feb 25 12:34:45 PM PST 24 307379472 ps
T1247 /workspace/coverage/cover_reg_top/49.otp_ctrl_intr_test.685145747 Feb 25 12:34:42 PM PST 24 Feb 25 12:34:45 PM PST 24 554669034 ps
T299 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_hw_reset.3017830980 Feb 25 12:34:20 PM PST 24 Feb 25 12:34:22 PM PST 24 70900514 ps
T1248 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_aliasing.2075489211 Feb 25 12:34:28 PM PST 24 Feb 25 12:34:34 PM PST 24 239980951 ps
T1249 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_hw_reset.364968917 Feb 25 12:34:10 PM PST 24 Feb 25 12:34:12 PM PST 24 89035005 ps
T344 /workspace/coverage/cover_reg_top/19.otp_ctrl_tl_intg_err.1340405473 Feb 25 12:34:33 PM PST 24 Feb 25 12:34:52 PM PST 24 1313506339 ps
T1250 /workspace/coverage/cover_reg_top/6.otp_ctrl_csr_rw.3930506396 Feb 25 12:34:32 PM PST 24 Feb 25 12:34:34 PM PST 24 647115553 ps
T300 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_hw_reset.335451101 Feb 25 12:34:35 PM PST 24 Feb 25 12:34:38 PM PST 24 197716703 ps
T1251 /workspace/coverage/cover_reg_top/0.otp_ctrl_mem_walk.1275842366 Feb 25 12:34:24 PM PST 24 Feb 25 12:34:25 PM PST 24 53922715 ps
T1252 /workspace/coverage/cover_reg_top/18.otp_ctrl_same_csr_outstanding.2112023181 Feb 25 12:34:41 PM PST 24 Feb 25 12:34:50 PM PST 24 127659974 ps
T301 /workspace/coverage/cover_reg_top/15.otp_ctrl_csr_rw.4076528470 Feb 25 12:34:39 PM PST 24 Feb 25 12:34:41 PM PST 24 39663150 ps
T1253 /workspace/coverage/cover_reg_top/7.otp_ctrl_same_csr_outstanding.1466652426 Feb 25 12:34:39 PM PST 24 Feb 25 12:34:43 PM PST 24 126691057 ps
T1254 /workspace/coverage/cover_reg_top/14.otp_ctrl_csr_rw.158801997 Feb 25 12:34:29 PM PST 24 Feb 25 12:34:33 PM PST 24 666248632 ps
T348 /workspace/coverage/cover_reg_top/6.otp_ctrl_tl_intg_err.3756154797 Feb 25 12:34:11 PM PST 24 Feb 25 12:34:27 PM PST 24 1352537951 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%