Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
95.04 94.00 96.69 95.77 91.65 97.56 96.33 93.28


Total test records in report: 1294
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html

T1049 /workspace/coverage/default/44.otp_ctrl_macro_errs.3755124435 Mar 03 02:49:20 PM PST 24 Mar 03 02:50:01 PM PST 24 3513572791 ps
T1050 /workspace/coverage/default/34.otp_ctrl_regwen.1520143053 Mar 03 02:48:55 PM PST 24 Mar 03 02:49:02 PM PST 24 2203799466 ps
T1051 /workspace/coverage/default/44.otp_ctrl_alert_test.3546165942 Mar 03 02:49:19 PM PST 24 Mar 03 02:49:21 PM PST 24 82097761 ps
T1052 /workspace/coverage/default/42.otp_ctrl_macro_errs.767110575 Mar 03 02:49:12 PM PST 24 Mar 03 02:49:34 PM PST 24 871067368 ps
T1053 /workspace/coverage/default/18.otp_ctrl_stress_all.3062065501 Mar 03 02:47:55 PM PST 24 Mar 03 02:49:04 PM PST 24 2355214778 ps
T1054 /workspace/coverage/default/9.otp_ctrl_smoke.3441681747 Mar 03 02:47:31 PM PST 24 Mar 03 02:47:40 PM PST 24 379686539 ps
T1055 /workspace/coverage/default/10.otp_ctrl_smoke.2155891373 Mar 03 02:47:28 PM PST 24 Mar 03 02:47:38 PM PST 24 408393906 ps
T1056 /workspace/coverage/default/36.otp_ctrl_macro_errs.4200809486 Mar 03 02:48:51 PM PST 24 Mar 03 02:49:23 PM PST 24 1046659116 ps
T262 /workspace/coverage/default/7.otp_ctrl_parallel_lc_req.2331989898 Mar 03 02:47:25 PM PST 24 Mar 03 02:47:40 PM PST 24 1155532409 ps
T1057 /workspace/coverage/default/144.otp_ctrl_init_fail.2092402885 Mar 03 02:50:23 PM PST 24 Mar 03 02:50:27 PM PST 24 387498906 ps
T1058 /workspace/coverage/default/44.otp_ctrl_parallel_lc_esc.777222984 Mar 03 02:49:19 PM PST 24 Mar 03 02:49:25 PM PST 24 376176602 ps
T1059 /workspace/coverage/default/5.otp_ctrl_background_chks.1667976506 Mar 03 02:47:18 PM PST 24 Mar 03 02:47:36 PM PST 24 2415510441 ps
T1060 /workspace/coverage/default/170.otp_ctrl_init_fail.40405446 Mar 03 02:50:32 PM PST 24 Mar 03 02:50:36 PM PST 24 104432852 ps
T1061 /workspace/coverage/default/98.otp_ctrl_stress_all_with_rand_reset.1682124797 Mar 03 02:50:05 PM PST 24 Mar 03 03:44:29 PM PST 24 179316234721 ps
T1062 /workspace/coverage/default/47.otp_ctrl_dai_errs.3114227776 Mar 03 02:49:27 PM PST 24 Mar 03 02:50:06 PM PST 24 2242568786 ps
T1063 /workspace/coverage/default/33.otp_ctrl_smoke.1278663983 Mar 03 02:48:36 PM PST 24 Mar 03 02:48:43 PM PST 24 206752563 ps
T1064 /workspace/coverage/default/27.otp_ctrl_parallel_key_req.2352981194 Mar 03 02:48:26 PM PST 24 Mar 03 02:49:07 PM PST 24 9510590229 ps
T1065 /workspace/coverage/default/80.otp_ctrl_init_fail.2009530996 Mar 03 02:49:50 PM PST 24 Mar 03 02:49:55 PM PST 24 598886133 ps
T1066 /workspace/coverage/default/187.otp_ctrl_init_fail.3203546224 Mar 03 02:50:40 PM PST 24 Mar 03 02:50:44 PM PST 24 221181431 ps
T1067 /workspace/coverage/default/215.otp_ctrl_init_fail.1190679669 Mar 03 02:50:51 PM PST 24 Mar 03 02:50:56 PM PST 24 436837144 ps
T1068 /workspace/coverage/default/172.otp_ctrl_init_fail.2465423050 Mar 03 02:50:32 PM PST 24 Mar 03 02:50:38 PM PST 24 1995340056 ps
T1069 /workspace/coverage/default/67.otp_ctrl_init_fail.1284827675 Mar 03 02:49:48 PM PST 24 Mar 03 02:49:52 PM PST 24 97431560 ps
T1070 /workspace/coverage/default/32.otp_ctrl_parallel_lc_esc.4158870501 Mar 03 02:48:35 PM PST 24 Mar 03 02:48:49 PM PST 24 1337840774 ps
T1071 /workspace/coverage/default/97.otp_ctrl_parallel_lc_esc.3444350414 Mar 03 02:50:03 PM PST 24 Mar 03 02:50:15 PM PST 24 6044451538 ps
T1072 /workspace/coverage/default/170.otp_ctrl_parallel_lc_esc.4213196559 Mar 03 02:50:28 PM PST 24 Mar 03 02:50:53 PM PST 24 3145494405 ps
T1073 /workspace/coverage/default/139.otp_ctrl_init_fail.1675430732 Mar 03 02:50:18 PM PST 24 Mar 03 02:50:24 PM PST 24 420391022 ps
T1074 /workspace/coverage/default/132.otp_ctrl_init_fail.3276685716 Mar 03 02:50:19 PM PST 24 Mar 03 02:50:23 PM PST 24 1362468383 ps
T1075 /workspace/coverage/default/31.otp_ctrl_stress_all.3671482019 Mar 03 02:48:36 PM PST 24 Mar 03 02:52:27 PM PST 24 35886530031 ps
T1076 /workspace/coverage/default/39.otp_ctrl_stress_all.2821028869 Mar 03 02:49:04 PM PST 24 Mar 03 02:52:08 PM PST 24 8460046658 ps
T1077 /workspace/coverage/default/234.otp_ctrl_init_fail.2514875018 Mar 03 02:50:53 PM PST 24 Mar 03 02:50:57 PM PST 24 256423747 ps
T1078 /workspace/coverage/default/144.otp_ctrl_parallel_lc_esc.3666126767 Mar 03 02:50:23 PM PST 24 Mar 03 02:50:29 PM PST 24 241098864 ps
T1079 /workspace/coverage/default/132.otp_ctrl_parallel_lc_esc.2506218540 Mar 03 02:50:17 PM PST 24 Mar 03 02:50:24 PM PST 24 236161787 ps
T1080 /workspace/coverage/default/174.otp_ctrl_parallel_lc_esc.3125329681 Mar 03 02:50:34 PM PST 24 Mar 03 02:50:43 PM PST 24 716793420 ps
T1081 /workspace/coverage/default/6.otp_ctrl_init_fail.3022214595 Mar 03 02:47:25 PM PST 24 Mar 03 02:47:29 PM PST 24 365083805 ps
T1082 /workspace/coverage/default/26.otp_ctrl_dai_errs.867642341 Mar 03 02:48:23 PM PST 24 Mar 03 02:49:06 PM PST 24 2247512538 ps
T1083 /workspace/coverage/default/171.otp_ctrl_init_fail.4237700539 Mar 03 02:50:30 PM PST 24 Mar 03 02:50:35 PM PST 24 159609932 ps
T1084 /workspace/coverage/default/31.otp_ctrl_alert_test.518011154 Mar 03 02:48:33 PM PST 24 Mar 03 02:48:36 PM PST 24 94966126 ps
T1085 /workspace/coverage/default/40.otp_ctrl_dai_errs.1858341373 Mar 03 02:49:05 PM PST 24 Mar 03 02:49:46 PM PST 24 4427367224 ps
T1086 /workspace/coverage/default/34.otp_ctrl_smoke.4067359874 Mar 03 02:48:43 PM PST 24 Mar 03 02:48:49 PM PST 24 218820227 ps
T1087 /workspace/coverage/default/10.otp_ctrl_check_fail.356618914 Mar 03 02:47:35 PM PST 24 Mar 03 02:48:01 PM PST 24 1819148548 ps
T1088 /workspace/coverage/default/28.otp_ctrl_parallel_lc_req.3234534036 Mar 03 02:48:26 PM PST 24 Mar 03 02:48:36 PM PST 24 994951453 ps
T1089 /workspace/coverage/default/42.otp_ctrl_init_fail.2828444747 Mar 03 02:49:10 PM PST 24 Mar 03 02:49:14 PM PST 24 94389977 ps
T1090 /workspace/coverage/default/13.otp_ctrl_stress_all.3258653578 Mar 03 02:47:40 PM PST 24 Mar 03 02:49:52 PM PST 24 69932419381 ps
T1091 /workspace/coverage/default/105.otp_ctrl_parallel_lc_esc.3011805540 Mar 03 02:50:09 PM PST 24 Mar 03 02:50:13 PM PST 24 93286172 ps
T1092 /workspace/coverage/default/3.otp_ctrl_dai_errs.647997633 Mar 03 02:47:11 PM PST 24 Mar 03 02:47:48 PM PST 24 5963461973 ps
T1093 /workspace/coverage/default/38.otp_ctrl_alert_test.1747408626 Mar 03 02:48:57 PM PST 24 Mar 03 02:49:00 PM PST 24 122170629 ps
T1094 /workspace/coverage/default/40.otp_ctrl_init_fail.3524156973 Mar 03 02:49:11 PM PST 24 Mar 03 02:49:16 PM PST 24 255705473 ps
T1095 /workspace/coverage/default/81.otp_ctrl_init_fail.4139702280 Mar 03 02:49:53 PM PST 24 Mar 03 02:49:58 PM PST 24 196730742 ps
T1096 /workspace/coverage/default/24.otp_ctrl_test_access.2029606437 Mar 03 02:48:16 PM PST 24 Mar 03 02:49:41 PM PST 24 13219252503 ps
T1097 /workspace/coverage/default/17.otp_ctrl_stress_all.4153457838 Mar 03 02:47:52 PM PST 24 Mar 03 02:48:36 PM PST 24 3464022359 ps
T1098 /workspace/coverage/default/24.otp_ctrl_parallel_key_req.388213654 Mar 03 02:48:17 PM PST 24 Mar 03 02:48:33 PM PST 24 1609031796 ps
T1099 /workspace/coverage/default/17.otp_ctrl_parallel_lc_esc.2575901721 Mar 03 02:47:43 PM PST 24 Mar 03 02:47:47 PM PST 24 321742659 ps
T1100 /workspace/coverage/default/3.otp_ctrl_check_fail.1524153766 Mar 03 02:47:11 PM PST 24 Mar 03 02:47:47 PM PST 24 1994236681 ps
T1101 /workspace/coverage/default/66.otp_ctrl_init_fail.1587774135 Mar 03 02:49:43 PM PST 24 Mar 03 02:49:47 PM PST 24 1820864467 ps
T1102 /workspace/coverage/default/237.otp_ctrl_init_fail.3767107400 Mar 03 02:50:52 PM PST 24 Mar 03 02:50:57 PM PST 24 124663002 ps
T1103 /workspace/coverage/default/25.otp_ctrl_test_access.3981404581 Mar 03 02:48:23 PM PST 24 Mar 03 02:48:38 PM PST 24 1816785829 ps
T1104 /workspace/coverage/default/166.otp_ctrl_init_fail.20438099 Mar 03 02:50:31 PM PST 24 Mar 03 02:50:34 PM PST 24 447424930 ps
T1105 /workspace/coverage/default/42.otp_ctrl_test_access.1317250933 Mar 03 02:49:18 PM PST 24 Mar 03 02:49:33 PM PST 24 1218097142 ps
T1106 /workspace/coverage/default/182.otp_ctrl_parallel_lc_esc.2805236935 Mar 03 02:50:33 PM PST 24 Mar 03 02:50:43 PM PST 24 1249359901 ps
T1107 /workspace/coverage/default/36.otp_ctrl_test_access.228434233 Mar 03 02:48:55 PM PST 24 Mar 03 02:49:20 PM PST 24 2994392705 ps
T1108 /workspace/coverage/default/60.otp_ctrl_parallel_lc_esc.3144340460 Mar 03 02:49:42 PM PST 24 Mar 03 02:49:56 PM PST 24 521689659 ps
T1109 /workspace/coverage/default/152.otp_ctrl_parallel_lc_esc.2670085872 Mar 03 02:50:28 PM PST 24 Mar 03 02:50:32 PM PST 24 214604233 ps
T1110 /workspace/coverage/default/48.otp_ctrl_parallel_lc_req.2264172141 Mar 03 02:49:24 PM PST 24 Mar 03 02:49:53 PM PST 24 1373022510 ps
T1111 /workspace/coverage/default/45.otp_ctrl_parallel_key_req.3059630842 Mar 03 02:49:19 PM PST 24 Mar 03 02:49:24 PM PST 24 646405622 ps
T1112 /workspace/coverage/default/106.otp_ctrl_parallel_lc_esc.856198310 Mar 03 02:50:11 PM PST 24 Mar 03 02:50:37 PM PST 24 3646887162 ps
T257 /workspace/coverage/default/37.otp_ctrl_parallel_lc_esc.968705390 Mar 03 02:48:54 PM PST 24 Mar 03 02:49:01 PM PST 24 156960720 ps
T1113 /workspace/coverage/default/45.otp_ctrl_parallel_lc_esc.3358797252 Mar 03 02:49:19 PM PST 24 Mar 03 02:49:26 PM PST 24 132507853 ps
T1114 /workspace/coverage/default/34.otp_ctrl_parallel_lc_esc.257731913 Mar 03 02:48:42 PM PST 24 Mar 03 02:48:47 PM PST 24 181116529 ps
T1115 /workspace/coverage/default/252.otp_ctrl_init_fail.3617816182 Mar 03 02:51:05 PM PST 24 Mar 03 02:51:10 PM PST 24 166366329 ps
T20 /workspace/coverage/default/18.otp_ctrl_check_fail.1204988850 Mar 03 02:47:55 PM PST 24 Mar 03 02:48:02 PM PST 24 302617449 ps
T124 /workspace/coverage/default/6.otp_ctrl_check_fail.892701037 Mar 03 02:47:22 PM PST 24 Mar 03 02:47:42 PM PST 24 1588295604 ps
T1116 /workspace/coverage/default/37.otp_ctrl_dai_errs.2153436835 Mar 03 02:49:00 PM PST 24 Mar 03 02:49:54 PM PST 24 17516161919 ps
T1117 /workspace/coverage/default/120.otp_ctrl_init_fail.373599712 Mar 03 02:50:11 PM PST 24 Mar 03 02:50:16 PM PST 24 2262829444 ps
T1118 /workspace/coverage/default/20.otp_ctrl_stress_all.1088521479 Mar 03 02:48:05 PM PST 24 Mar 03 02:50:19 PM PST 24 23060066120 ps
T1119 /workspace/coverage/default/273.otp_ctrl_init_fail.2495395337 Mar 03 02:51:02 PM PST 24 Mar 03 02:51:07 PM PST 24 345687857 ps
T135 /workspace/coverage/default/44.otp_ctrl_stress_all_with_rand_reset.2676860898 Mar 03 02:49:29 PM PST 24 Mar 03 04:27:33 PM PST 24 257863847409 ps
T1120 /workspace/coverage/default/51.otp_ctrl_parallel_lc_esc.209286863 Mar 03 02:49:35 PM PST 24 Mar 03 02:49:44 PM PST 24 465684701 ps
T1121 /workspace/coverage/default/25.otp_ctrl_stress_all.422382209 Mar 03 02:48:25 PM PST 24 Mar 03 02:49:45 PM PST 24 4565783513 ps
T1122 /workspace/coverage/default/30.otp_ctrl_parallel_lc_req.1442515797 Mar 03 02:48:32 PM PST 24 Mar 03 02:49:01 PM PST 24 11372995777 ps
T1123 /workspace/coverage/default/183.otp_ctrl_init_fail.991493780 Mar 03 02:50:35 PM PST 24 Mar 03 02:50:40 PM PST 24 556265560 ps
T1124 /workspace/coverage/default/44.otp_ctrl_parallel_lc_req.3196435815 Mar 03 02:49:17 PM PST 24 Mar 03 02:49:38 PM PST 24 1743744395 ps
T1125 /workspace/coverage/default/9.otp_ctrl_regwen.3234999685 Mar 03 02:47:29 PM PST 24 Mar 03 02:47:36 PM PST 24 417289650 ps
T1126 /workspace/coverage/default/177.otp_ctrl_init_fail.236107051 Mar 03 02:50:34 PM PST 24 Mar 03 02:50:38 PM PST 24 126220468 ps
T1127 /workspace/coverage/default/171.otp_ctrl_parallel_lc_esc.16902029 Mar 03 02:50:30 PM PST 24 Mar 03 02:50:40 PM PST 24 225728092 ps
T1128 /workspace/coverage/default/16.otp_ctrl_dai_errs.287647764 Mar 03 02:47:52 PM PST 24 Mar 03 02:48:32 PM PST 24 3288605939 ps
T1129 /workspace/coverage/default/57.otp_ctrl_parallel_lc_esc.2843776694 Mar 03 02:49:34 PM PST 24 Mar 03 02:49:40 PM PST 24 2050796672 ps
T1130 /workspace/coverage/default/46.otp_ctrl_parallel_lc_req.3419714062 Mar 03 02:49:22 PM PST 24 Mar 03 02:49:36 PM PST 24 531996975 ps
T1131 /workspace/coverage/default/13.otp_ctrl_regwen.1847911453 Mar 03 02:47:41 PM PST 24 Mar 03 02:47:51 PM PST 24 601153347 ps
T1132 /workspace/coverage/default/75.otp_ctrl_stress_all_with_rand_reset.84980 Mar 03 02:49:46 PM PST 24 Mar 03 04:04:51 PM PST 24 3314399088451 ps
T1133 /workspace/coverage/default/62.otp_ctrl_stress_all_with_rand_reset.226642625 Mar 03 02:49:40 PM PST 24 Mar 03 03:39:38 PM PST 24 290709613432 ps
T1134 /workspace/coverage/default/7.otp_ctrl_test_access.2961339923 Mar 03 02:47:23 PM PST 24 Mar 03 02:47:32 PM PST 24 659872204 ps
T1135 /workspace/coverage/default/5.otp_ctrl_macro_errs.1732772325 Mar 03 02:47:21 PM PST 24 Mar 03 02:47:26 PM PST 24 242585275 ps
T1136 /workspace/coverage/default/15.otp_ctrl_test_access.1496991024 Mar 03 02:47:52 PM PST 24 Mar 03 02:47:57 PM PST 24 426494534 ps
T1137 /workspace/coverage/default/17.otp_ctrl_init_fail.2564125835 Mar 03 02:47:44 PM PST 24 Mar 03 02:47:49 PM PST 24 422998441 ps
T1138 /workspace/coverage/default/214.otp_ctrl_init_fail.3635131650 Mar 03 02:51:05 PM PST 24 Mar 03 02:51:14 PM PST 24 2321290739 ps
T1139 /workspace/coverage/default/4.otp_ctrl_parallel_lc_req.2121596506 Mar 03 02:47:17 PM PST 24 Mar 03 02:47:28 PM PST 24 460867747 ps
T1140 /workspace/coverage/default/91.otp_ctrl_init_fail.3142180649 Mar 03 02:49:58 PM PST 24 Mar 03 02:50:02 PM PST 24 111047631 ps
T1141 /workspace/coverage/default/17.otp_ctrl_test_access.2737125408 Mar 03 02:47:49 PM PST 24 Mar 03 02:48:15 PM PST 24 945982578 ps
T1142 /workspace/coverage/default/49.otp_ctrl_parallel_lc_req.3829439179 Mar 03 02:49:31 PM PST 24 Mar 03 02:50:01 PM PST 24 855493876 ps
T1143 /workspace/coverage/default/37.otp_ctrl_init_fail.2264853365 Mar 03 02:48:54 PM PST 24 Mar 03 02:48:57 PM PST 24 134593587 ps
T1144 /workspace/coverage/default/71.otp_ctrl_stress_all_with_rand_reset.1762985808 Mar 03 02:49:46 PM PST 24 Mar 03 03:24:54 PM PST 24 1740661525233 ps
T1145 /workspace/coverage/default/41.otp_ctrl_dai_lock.3254460566 Mar 03 02:49:06 PM PST 24 Mar 03 02:49:24 PM PST 24 574085104 ps
T1146 /workspace/coverage/default/40.otp_ctrl_parallel_lc_esc.3364382291 Mar 03 02:49:05 PM PST 24 Mar 03 02:49:09 PM PST 24 86127761 ps
T1147 /workspace/coverage/default/30.otp_ctrl_parallel_key_req.1668133681 Mar 03 02:48:32 PM PST 24 Mar 03 02:49:20 PM PST 24 5765696598 ps
T1148 /workspace/coverage/default/66.otp_ctrl_parallel_lc_esc.2732730219 Mar 03 02:49:42 PM PST 24 Mar 03 02:49:48 PM PST 24 942191172 ps
T1149 /workspace/coverage/default/10.otp_ctrl_dai_errs.1008893419 Mar 03 02:47:35 PM PST 24 Mar 03 02:47:44 PM PST 24 333595738 ps
T1150 /workspace/coverage/default/195.otp_ctrl_init_fail.2833082447 Mar 03 02:50:46 PM PST 24 Mar 03 02:50:51 PM PST 24 350519552 ps
T1151 /workspace/coverage/default/28.otp_ctrl_dai_lock.2884344049 Mar 03 02:48:23 PM PST 24 Mar 03 02:48:35 PM PST 24 1075206346 ps
T1152 /workspace/coverage/default/92.otp_ctrl_init_fail.4091454079 Mar 03 02:49:58 PM PST 24 Mar 03 02:50:03 PM PST 24 416019561 ps
T1153 /workspace/coverage/default/0.otp_ctrl_dai_lock.2680689505 Mar 03 02:47:11 PM PST 24 Mar 03 02:47:54 PM PST 24 30321761543 ps
T1154 /workspace/coverage/default/48.otp_ctrl_alert_test.1076256303 Mar 03 02:49:31 PM PST 24 Mar 03 02:49:33 PM PST 24 155238819 ps
T1155 /workspace/coverage/default/3.otp_ctrl_parallel_lc_esc.4209142190 Mar 03 02:47:14 PM PST 24 Mar 03 02:47:20 PM PST 24 434982135 ps
T1156 /workspace/coverage/default/45.otp_ctrl_alert_test.884622273 Mar 03 02:49:20 PM PST 24 Mar 03 02:49:24 PM PST 24 281817366 ps
T1157 /workspace/coverage/default/33.otp_ctrl_alert_test.3350097055 Mar 03 02:48:42 PM PST 24 Mar 03 02:48:44 PM PST 24 109560402 ps
T1158 /workspace/coverage/default/208.otp_ctrl_init_fail.3739144666 Mar 03 02:50:45 PM PST 24 Mar 03 02:50:51 PM PST 24 2258655651 ps
T138 /workspace/coverage/default/288.otp_ctrl_init_fail.3774505334 Mar 03 02:51:06 PM PST 24 Mar 03 02:51:12 PM PST 24 2341416626 ps
T217 /workspace/coverage/default/28.otp_ctrl_stress_all.3894340310 Mar 03 02:48:30 PM PST 24 Mar 03 02:53:33 PM PST 24 86920056457 ps
T1159 /workspace/coverage/default/4.otp_ctrl_stress_all_with_rand_reset.111669459 Mar 03 02:47:25 PM PST 24 Mar 03 03:53:30 PM PST 24 892596155178 ps
T1160 /workspace/coverage/default/28.otp_ctrl_parallel_key_req.1279778838 Mar 03 02:48:26 PM PST 24 Mar 03 02:48:44 PM PST 24 6811262248 ps
T1161 /workspace/coverage/default/49.otp_ctrl_check_fail.2990892038 Mar 03 02:49:27 PM PST 24 Mar 03 02:49:39 PM PST 24 910562702 ps
T19 /workspace/coverage/default/79.otp_ctrl_init_fail.200679135 Mar 03 02:49:52 PM PST 24 Mar 03 02:49:58 PM PST 24 378086089 ps
T1162 /workspace/coverage/default/23.otp_ctrl_parallel_lc_req.1032673647 Mar 03 02:48:16 PM PST 24 Mar 03 02:48:29 PM PST 24 1446379182 ps
T1163 /workspace/coverage/default/285.otp_ctrl_init_fail.4040792272 Mar 03 02:51:02 PM PST 24 Mar 03 02:51:09 PM PST 24 2099852614 ps
T1164 /workspace/coverage/cover_reg_top/5.otp_ctrl_intr_test.2003394678 Mar 03 12:47:13 PM PST 24 Mar 03 12:47:15 PM PST 24 41384046 ps
T1165 /workspace/coverage/cover_reg_top/49.otp_ctrl_intr_test.4069909316 Mar 03 12:47:34 PM PST 24 Mar 03 12:47:36 PM PST 24 76880532 ps
T1166 /workspace/coverage/cover_reg_top/16.otp_ctrl_tl_errors.158798520 Mar 03 12:47:19 PM PST 24 Mar 03 12:47:25 PM PST 24 69712350 ps
T1167 /workspace/coverage/cover_reg_top/48.otp_ctrl_intr_test.1321666817 Mar 03 12:47:37 PM PST 24 Mar 03 12:47:39 PM PST 24 545013466 ps
T1168 /workspace/coverage/cover_reg_top/30.otp_ctrl_intr_test.2099854923 Mar 03 12:47:30 PM PST 24 Mar 03 12:47:32 PM PST 24 58930492 ps
T1169 /workspace/coverage/cover_reg_top/19.otp_ctrl_tl_errors.1682222077 Mar 03 12:47:30 PM PST 24 Mar 03 12:47:37 PM PST 24 188799280 ps
T272 /workspace/coverage/cover_reg_top/16.otp_ctrl_tl_intg_err.527855968 Mar 03 12:47:24 PM PST 24 Mar 03 12:47:36 PM PST 24 9897163392 ps
T275 /workspace/coverage/cover_reg_top/9.otp_ctrl_csr_mem_rw_with_rand_reset.3893808261 Mar 03 12:47:42 PM PST 24 Mar 03 12:47:46 PM PST 24 1103552303 ps
T1170 /workspace/coverage/cover_reg_top/9.otp_ctrl_tl_errors.3815794719 Mar 03 12:47:30 PM PST 24 Mar 03 12:47:35 PM PST 24 170928174 ps
T273 /workspace/coverage/cover_reg_top/2.otp_ctrl_tl_intg_err.2953997360 Mar 03 12:47:14 PM PST 24 Mar 03 12:47:30 PM PST 24 1369155796 ps
T321 /workspace/coverage/cover_reg_top/7.otp_ctrl_same_csr_outstanding.3827097851 Mar 03 12:47:15 PM PST 24 Mar 03 12:47:18 PM PST 24 1013899981 ps
T1171 /workspace/coverage/cover_reg_top/12.otp_ctrl_tl_errors.501319121 Mar 03 12:47:18 PM PST 24 Mar 03 12:47:22 PM PST 24 335936227 ps
T1172 /workspace/coverage/cover_reg_top/4.otp_ctrl_intr_test.1516025018 Mar 03 12:47:14 PM PST 24 Mar 03 12:47:15 PM PST 24 144600670 ps
T322 /workspace/coverage/cover_reg_top/11.otp_ctrl_same_csr_outstanding.962805774 Mar 03 12:47:29 PM PST 24 Mar 03 12:47:33 PM PST 24 963806093 ps
T1173 /workspace/coverage/cover_reg_top/46.otp_ctrl_intr_test.2826877531 Mar 03 12:47:24 PM PST 24 Mar 03 12:47:26 PM PST 24 42639941 ps
T378 /workspace/coverage/cover_reg_top/17.otp_ctrl_csr_mem_rw_with_rand_reset.4274131241 Mar 03 12:47:18 PM PST 24 Mar 03 12:47:21 PM PST 24 139889579 ps
T323 /workspace/coverage/cover_reg_top/6.otp_ctrl_same_csr_outstanding.3045222788 Mar 03 12:47:18 PM PST 24 Mar 03 12:47:22 PM PST 24 250598781 ps
T274 /workspace/coverage/cover_reg_top/12.otp_ctrl_tl_intg_err.2185798382 Mar 03 12:47:18 PM PST 24 Mar 03 12:47:39 PM PST 24 4582237067 ps
T1174 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_hw_reset.1896162600 Mar 03 12:47:11 PM PST 24 Mar 03 12:47:14 PM PST 24 231684075 ps
T1175 /workspace/coverage/cover_reg_top/0.otp_ctrl_mem_partial_access.2676356631 Mar 03 12:47:12 PM PST 24 Mar 03 12:47:14 PM PST 24 137204289 ps
T1176 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_bit_bash.572579467 Mar 03 12:47:15 PM PST 24 Mar 03 12:47:25 PM PST 24 3421307926 ps
T1177 /workspace/coverage/cover_reg_top/44.otp_ctrl_intr_test.2444901295 Mar 03 12:47:28 PM PST 24 Mar 03 12:47:29 PM PST 24 142871459 ps
T1178 /workspace/coverage/cover_reg_top/10.otp_ctrl_csr_mem_rw_with_rand_reset.1713972049 Mar 03 12:47:14 PM PST 24 Mar 03 12:47:16 PM PST 24 140030349 ps
T324 /workspace/coverage/cover_reg_top/9.otp_ctrl_csr_rw.2193200168 Mar 03 12:47:43 PM PST 24 Mar 03 12:47:46 PM PST 24 141025607 ps
T1179 /workspace/coverage/cover_reg_top/1.otp_ctrl_mem_partial_access.925204875 Mar 03 12:47:05 PM PST 24 Mar 03 12:47:06 PM PST 24 145297011 ps
T1180 /workspace/coverage/cover_reg_top/28.otp_ctrl_intr_test.1355663770 Mar 03 12:47:35 PM PST 24 Mar 03 12:47:36 PM PST 24 591659148 ps
T278 /workspace/coverage/cover_reg_top/5.otp_ctrl_tl_intg_err.4079572760 Mar 03 12:47:14 PM PST 24 Mar 03 12:47:46 PM PST 24 19864585626 ps
T1181 /workspace/coverage/cover_reg_top/4.otp_ctrl_mem_walk.2706273106 Mar 03 12:47:21 PM PST 24 Mar 03 12:47:22 PM PST 24 74560349 ps
T1182 /workspace/coverage/cover_reg_top/19.otp_ctrl_csr_mem_rw_with_rand_reset.95070702 Mar 03 12:47:23 PM PST 24 Mar 03 12:47:27 PM PST 24 215539784 ps
T1183 /workspace/coverage/cover_reg_top/13.otp_ctrl_tl_errors.1036398132 Mar 03 12:47:22 PM PST 24 Mar 03 12:47:28 PM PST 24 1152746185 ps
T279 /workspace/coverage/cover_reg_top/6.otp_ctrl_tl_intg_err.749422039 Mar 03 12:47:39 PM PST 24 Mar 03 12:47:50 PM PST 24 625417235 ps
T1184 /workspace/coverage/cover_reg_top/3.otp_ctrl_mem_partial_access.2464998357 Mar 03 12:47:15 PM PST 24 Mar 03 12:47:17 PM PST 24 511642006 ps
T1185 /workspace/coverage/cover_reg_top/23.otp_ctrl_intr_test.2352843104 Mar 03 12:47:35 PM PST 24 Mar 03 12:47:37 PM PST 24 54936609 ps
T363 /workspace/coverage/cover_reg_top/8.otp_ctrl_tl_intg_err.1306922955 Mar 03 12:47:23 PM PST 24 Mar 03 12:47:44 PM PST 24 9703390089 ps
T1186 /workspace/coverage/cover_reg_top/7.otp_ctrl_tl_errors.3587580831 Mar 03 12:47:14 PM PST 24 Mar 03 12:47:17 PM PST 24 257492605 ps
T325 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_rw.3919434749 Mar 03 12:47:34 PM PST 24 Mar 03 12:47:36 PM PST 24 40319599 ps
T1187 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_aliasing.3142594872 Mar 03 12:47:08 PM PST 24 Mar 03 12:47:15 PM PST 24 1868722287 ps
T276 /workspace/coverage/cover_reg_top/11.otp_ctrl_tl_intg_err.2938958393 Mar 03 12:47:18 PM PST 24 Mar 03 12:47:38 PM PST 24 2356048401 ps
T1188 /workspace/coverage/cover_reg_top/8.otp_ctrl_tl_errors.3961921705 Mar 03 12:47:23 PM PST 24 Mar 03 12:47:27 PM PST 24 67132039 ps
T1189 /workspace/coverage/cover_reg_top/4.otp_ctrl_mem_partial_access.3836483897 Mar 03 12:47:21 PM PST 24 Mar 03 12:47:23 PM PST 24 130233595 ps
T305 /workspace/coverage/cover_reg_top/8.otp_ctrl_csr_rw.541918364 Mar 03 12:47:15 PM PST 24 Mar 03 12:47:16 PM PST 24 147379730 ps
T1190 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_bit_bash.3145864814 Mar 03 12:47:25 PM PST 24 Mar 03 12:47:32 PM PST 24 244083853 ps
T1191 /workspace/coverage/cover_reg_top/0.otp_ctrl_tl_errors.2962661711 Mar 03 12:47:20 PM PST 24 Mar 03 12:47:26 PM PST 24 157761912 ps
T1192 /workspace/coverage/cover_reg_top/7.otp_ctrl_csr_mem_rw_with_rand_reset.2212321974 Mar 03 12:47:19 PM PST 24 Mar 03 12:47:22 PM PST 24 69377078 ps
T361 /workspace/coverage/cover_reg_top/10.otp_ctrl_tl_intg_err.173143081 Mar 03 12:47:19 PM PST 24 Mar 03 12:47:38 PM PST 24 9719675141 ps
T1193 /workspace/coverage/cover_reg_top/17.otp_ctrl_tl_errors.2014378118 Mar 03 12:47:22 PM PST 24 Mar 03 12:47:28 PM PST 24 261034604 ps
T1194 /workspace/coverage/cover_reg_top/34.otp_ctrl_intr_test.2204238320 Mar 03 12:47:27 PM PST 24 Mar 03 12:47:29 PM PST 24 48251158 ps
T306 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_aliasing.3388354214 Mar 03 12:47:17 PM PST 24 Mar 03 12:47:22 PM PST 24 446605165 ps
T1195 /workspace/coverage/cover_reg_top/20.otp_ctrl_intr_test.3592554670 Mar 03 12:47:31 PM PST 24 Mar 03 12:47:34 PM PST 24 594676190 ps
T1196 /workspace/coverage/cover_reg_top/2.otp_ctrl_tl_errors.1870290327 Mar 03 12:47:14 PM PST 24 Mar 03 12:47:22 PM PST 24 2449643927 ps
T1197 /workspace/coverage/cover_reg_top/33.otp_ctrl_intr_test.338177251 Mar 03 12:47:26 PM PST 24 Mar 03 12:47:27 PM PST 24 40821272 ps
T1198 /workspace/coverage/cover_reg_top/14.otp_ctrl_csr_mem_rw_with_rand_reset.2935640725 Mar 03 12:47:26 PM PST 24 Mar 03 12:47:29 PM PST 24 106233816 ps
T1199 /workspace/coverage/cover_reg_top/37.otp_ctrl_intr_test.1286972639 Mar 03 12:47:38 PM PST 24 Mar 03 12:47:40 PM PST 24 38839945 ps
T326 /workspace/coverage/cover_reg_top/18.otp_ctrl_same_csr_outstanding.469558284 Mar 03 12:47:38 PM PST 24 Mar 03 12:47:41 PM PST 24 81181418 ps
T1200 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_mem_rw_with_rand_reset.3734473177 Mar 03 12:47:12 PM PST 24 Mar 03 12:47:16 PM PST 24 212275161 ps
T1201 /workspace/coverage/cover_reg_top/45.otp_ctrl_intr_test.3619862404 Mar 03 12:47:30 PM PST 24 Mar 03 12:47:32 PM PST 24 586002877 ps
T1202 /workspace/coverage/cover_reg_top/24.otp_ctrl_intr_test.406600797 Mar 03 12:47:24 PM PST 24 Mar 03 12:47:26 PM PST 24 634251691 ps
T1203 /workspace/coverage/cover_reg_top/11.otp_ctrl_tl_errors.3355675124 Mar 03 12:47:20 PM PST 24 Mar 03 12:47:26 PM PST 24 145480445 ps
T1204 /workspace/coverage/cover_reg_top/5.otp_ctrl_csr_mem_rw_with_rand_reset.2581004799 Mar 03 12:47:17 PM PST 24 Mar 03 12:47:26 PM PST 24 203626723 ps
T327 /workspace/coverage/cover_reg_top/7.otp_ctrl_csr_rw.2465757713 Mar 03 12:47:18 PM PST 24 Mar 03 12:47:21 PM PST 24 568368077 ps
T1205 /workspace/coverage/cover_reg_top/6.otp_ctrl_csr_mem_rw_with_rand_reset.4175256225 Mar 03 12:47:24 PM PST 24 Mar 03 12:47:27 PM PST 24 1607878836 ps
T307 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_aliasing.3647533490 Mar 03 12:47:12 PM PST 24 Mar 03 12:47:21 PM PST 24 2998064326 ps
T328 /workspace/coverage/cover_reg_top/19.otp_ctrl_csr_rw.3841034518 Mar 03 12:47:25 PM PST 24 Mar 03 12:47:28 PM PST 24 46747150 ps
T329 /workspace/coverage/cover_reg_top/13.otp_ctrl_same_csr_outstanding.433845675 Mar 03 12:47:22 PM PST 24 Mar 03 12:47:25 PM PST 24 106914524 ps
T1206 /workspace/coverage/cover_reg_top/5.otp_ctrl_csr_rw.3587986877 Mar 03 12:47:21 PM PST 24 Mar 03 12:47:23 PM PST 24 603713506 ps
T1207 /workspace/coverage/cover_reg_top/0.otp_ctrl_intr_test.1835399382 Mar 03 12:47:15 PM PST 24 Mar 03 12:47:16 PM PST 24 144195393 ps
T1208 /workspace/coverage/cover_reg_top/10.otp_ctrl_intr_test.4218910653 Mar 03 12:47:44 PM PST 24 Mar 03 12:47:45 PM PST 24 43970357 ps
T330 /workspace/coverage/cover_reg_top/17.otp_ctrl_same_csr_outstanding.1526694254 Mar 03 12:47:20 PM PST 24 Mar 03 12:47:22 PM PST 24 147034460 ps
T1209 /workspace/coverage/cover_reg_top/26.otp_ctrl_intr_test.1710552840 Mar 03 12:47:35 PM PST 24 Mar 03 12:47:36 PM PST 24 43217370 ps
T1210 /workspace/coverage/cover_reg_top/29.otp_ctrl_intr_test.133265925 Mar 03 12:47:24 PM PST 24 Mar 03 12:47:26 PM PST 24 157467841 ps
T359 /workspace/coverage/cover_reg_top/17.otp_ctrl_tl_intg_err.3930632696 Mar 03 12:47:20 PM PST 24 Mar 03 12:47:51 PM PST 24 20107685349 ps
T1211 /workspace/coverage/cover_reg_top/38.otp_ctrl_intr_test.1808436962 Mar 03 12:47:46 PM PST 24 Mar 03 12:47:47 PM PST 24 136054619 ps
T1212 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_mem_rw_with_rand_reset.3231688476 Mar 03 12:47:12 PM PST 24 Mar 03 12:47:16 PM PST 24 104173020 ps
T1213 /workspace/coverage/cover_reg_top/6.otp_ctrl_intr_test.1381174367 Mar 03 12:47:17 PM PST 24 Mar 03 12:47:18 PM PST 24 578266886 ps
T1214 /workspace/coverage/cover_reg_top/2.otp_ctrl_intr_test.851315725 Mar 03 12:47:02 PM PST 24 Mar 03 12:47:04 PM PST 24 136743365 ps
T1215 /workspace/coverage/cover_reg_top/15.otp_ctrl_intr_test.4267496805 Mar 03 12:47:21 PM PST 24 Mar 03 12:47:22 PM PST 24 98641019 ps
T1216 /workspace/coverage/cover_reg_top/3.otp_ctrl_same_csr_outstanding.895497374 Mar 03 12:47:17 PM PST 24 Mar 03 12:47:20 PM PST 24 90531723 ps
T1217 /workspace/coverage/cover_reg_top/13.otp_ctrl_intr_test.1335815489 Mar 03 12:47:21 PM PST 24 Mar 03 12:47:22 PM PST 24 39135768 ps
T1218 /workspace/coverage/cover_reg_top/1.otp_ctrl_intr_test.3003150550 Mar 03 12:46:59 PM PST 24 Mar 03 12:47:01 PM PST 24 37830850 ps
T1219 /workspace/coverage/cover_reg_top/14.otp_ctrl_same_csr_outstanding.1072111776 Mar 03 12:47:27 PM PST 24 Mar 03 12:47:30 PM PST 24 132226395 ps
T1220 /workspace/coverage/cover_reg_top/43.otp_ctrl_intr_test.3654069331 Mar 03 12:47:30 PM PST 24 Mar 03 12:47:32 PM PST 24 39614779 ps
T1221 /workspace/coverage/cover_reg_top/22.otp_ctrl_intr_test.1859156748 Mar 03 12:47:35 PM PST 24 Mar 03 12:47:37 PM PST 24 72831761 ps
T1222 /workspace/coverage/cover_reg_top/31.otp_ctrl_intr_test.3105011848 Mar 03 12:47:27 PM PST 24 Mar 03 12:47:29 PM PST 24 143086603 ps
T1223 /workspace/coverage/cover_reg_top/15.otp_ctrl_same_csr_outstanding.2170042010 Mar 03 12:47:25 PM PST 24 Mar 03 12:47:28 PM PST 24 179719246 ps
T1224 /workspace/coverage/cover_reg_top/21.otp_ctrl_intr_test.3639459313 Mar 03 12:47:33 PM PST 24 Mar 03 12:47:34 PM PST 24 531586818 ps
T1225 /workspace/coverage/cover_reg_top/12.otp_ctrl_csr_rw.149469349 Mar 03 12:47:35 PM PST 24 Mar 03 12:47:37 PM PST 24 91439489 ps
T308 /workspace/coverage/cover_reg_top/11.otp_ctrl_csr_rw.3887001376 Mar 03 12:47:25 PM PST 24 Mar 03 12:47:27 PM PST 24 140359388 ps
T1226 /workspace/coverage/cover_reg_top/7.otp_ctrl_intr_test.1970979773 Mar 03 12:47:11 PM PST 24 Mar 03 12:47:13 PM PST 24 39782574 ps
T1227 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_rw.2363247421 Mar 03 12:47:14 PM PST 24 Mar 03 12:47:16 PM PST 24 169972243 ps
T1228 /workspace/coverage/cover_reg_top/10.otp_ctrl_tl_errors.944384133 Mar 03 12:47:25 PM PST 24 Mar 03 12:47:29 PM PST 24 158341973 ps
T1229 /workspace/coverage/cover_reg_top/40.otp_ctrl_intr_test.2990513857 Mar 03 12:47:42 PM PST 24 Mar 03 12:47:45 PM PST 24 92248084 ps
T1230 /workspace/coverage/cover_reg_top/2.otp_ctrl_same_csr_outstanding.3802905631 Mar 03 12:47:11 PM PST 24 Mar 03 12:47:14 PM PST 24 159093256 ps
T360 /workspace/coverage/cover_reg_top/3.otp_ctrl_tl_intg_err.2754777136 Mar 03 12:47:17 PM PST 24 Mar 03 12:47:38 PM PST 24 2453831022 ps
T1231 /workspace/coverage/cover_reg_top/1.otp_ctrl_mem_walk.2360153355 Mar 03 12:47:07 PM PST 24 Mar 03 12:47:09 PM PST 24 36358189 ps
T1232 /workspace/coverage/cover_reg_top/15.otp_ctrl_csr_mem_rw_with_rand_reset.1517916073 Mar 03 12:47:22 PM PST 24 Mar 03 12:47:25 PM PST 24 1001964799 ps
T1233 /workspace/coverage/cover_reg_top/12.otp_ctrl_intr_test.3409406990 Mar 03 12:47:28 PM PST 24 Mar 03 12:47:30 PM PST 24 42955631 ps
T1234 /workspace/coverage/cover_reg_top/2.otp_ctrl_mem_partial_access.1034906497 Mar 03 12:47:03 PM PST 24 Mar 03 12:47:05 PM PST 24 136306922 ps
T1235 /workspace/coverage/cover_reg_top/25.otp_ctrl_intr_test.1043496471 Mar 03 12:47:36 PM PST 24 Mar 03 12:47:37 PM PST 24 85477027 ps
T1236 /workspace/coverage/cover_reg_top/16.otp_ctrl_same_csr_outstanding.2072349984 Mar 03 12:47:20 PM PST 24 Mar 03 12:47:24 PM PST 24 1135315736 ps
T1237 /workspace/coverage/cover_reg_top/18.otp_ctrl_intr_test.2653714386 Mar 03 12:47:24 PM PST 24 Mar 03 12:47:25 PM PST 24 571353556 ps
T1238 /workspace/coverage/cover_reg_top/10.otp_ctrl_same_csr_outstanding.967278556 Mar 03 12:47:19 PM PST 24 Mar 03 12:47:21 PM PST 24 53917859 ps
T1239 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_rw.969105456 Mar 03 12:47:12 PM PST 24 Mar 03 12:47:14 PM PST 24 79210893 ps
T309 /workspace/coverage/cover_reg_top/14.otp_ctrl_csr_rw.828822220 Mar 03 12:47:26 PM PST 24 Mar 03 12:47:28 PM PST 24 57646817 ps
T1240 /workspace/coverage/cover_reg_top/27.otp_ctrl_intr_test.2210081579 Mar 03 12:47:31 PM PST 24 Mar 03 12:47:33 PM PST 24 79636378 ps
T1241 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_bit_bash.2457839530 Mar 03 12:47:13 PM PST 24 Mar 03 12:47:17 PM PST 24 87337151 ps
T277 /workspace/coverage/cover_reg_top/15.otp_ctrl_tl_intg_err.1970707517 Mar 03 12:47:17 PM PST 24 Mar 03 12:47:37 PM PST 24 1262220144 ps
T1242 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_rw.1990482540 Mar 03 12:47:14 PM PST 24 Mar 03 12:47:16 PM PST 24 86671114 ps
T1243 /workspace/coverage/cover_reg_top/8.otp_ctrl_same_csr_outstanding.3363671154 Mar 03 12:47:21 PM PST 24 Mar 03 12:47:24 PM PST 24 155238932 ps
T1244 /workspace/coverage/cover_reg_top/4.otp_ctrl_tl_intg_err.64945620 Mar 03 12:47:16 PM PST 24 Mar 03 12:47:27 PM PST 24 718880075 ps
T1245 /workspace/coverage/cover_reg_top/15.otp_ctrl_tl_errors.4266040156 Mar 03 12:47:40 PM PST 24 Mar 03 12:47:44 PM PST 24 103249487 ps
T310 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_bit_bash.2611432869 Mar 03 12:47:16 PM PST 24 Mar 03 12:47:28 PM PST 24 1025460014 ps
T362 /workspace/coverage/cover_reg_top/19.otp_ctrl_tl_intg_err.2207013099 Mar 03 12:47:31 PM PST 24 Mar 03 12:47:50 PM PST 24 2997647079 ps
T367 /workspace/coverage/cover_reg_top/7.otp_ctrl_tl_intg_err.222854068 Mar 03 12:47:13 PM PST 24 Mar 03 12:47:36 PM PST 24 1951965097 ps
T1246 /workspace/coverage/cover_reg_top/39.otp_ctrl_intr_test.3754877706 Mar 03 12:47:25 PM PST 24 Mar 03 12:47:27 PM PST 24 72174160 ps
T320 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_hw_reset.3733915674 Mar 03 12:47:12 PM PST 24 Mar 03 12:47:15 PM PST 24 202754947 ps
T1247 /workspace/coverage/cover_reg_top/1.otp_ctrl_tl_errors.1551588877 Mar 03 12:47:04 PM PST 24 Mar 03 12:47:10 PM PST 24 275642875 ps
T1248 /workspace/coverage/cover_reg_top/15.otp_ctrl_csr_rw.1996695869 Mar 03 12:47:23 PM PST 24 Mar 03 12:47:25 PM PST 24 42263055 ps
T1249 /workspace/coverage/cover_reg_top/2.otp_ctrl_mem_walk.2852651890 Mar 03 12:47:02 PM PST 24 Mar 03 12:47:04 PM PST 24 138065687 ps
T1250 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_hw_reset.409049183 Mar 03 12:47:03 PM PST 24 Mar 03 12:47:05 PM PST 24 133102011 ps
T1251 /workspace/coverage/cover_reg_top/11.otp_ctrl_csr_mem_rw_with_rand_reset.1216992431 Mar 03 12:47:16 PM PST 24 Mar 03 12:47:18 PM PST 24 79659582 ps
T1252 /workspace/coverage/cover_reg_top/4.otp_ctrl_same_csr_outstanding.2607064236 Mar 03 12:47:20 PM PST 24 Mar 03 12:47:22 PM PST 24 95528944 ps
T1253 /workspace/coverage/cover_reg_top/32.otp_ctrl_intr_test.1919784093 Mar 03 12:47:25 PM PST 24 Mar 03 12:47:27 PM PST 24 75819246 ps
T311 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_aliasing.1387256667 Mar 03 12:47:11 PM PST 24 Mar 03 12:47:16 PM PST 24 190705113 ps
T1254 /workspace/coverage/cover_reg_top/3.otp_ctrl_mem_walk.918202027 Mar 03 12:47:12 PM PST 24 Mar 03 12:47:14 PM PST 24 44985889 ps
T312 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_hw_reset.37443314 Mar 03 12:47:12 PM PST 24 Mar 03 12:47:15 PM PST 24 102221664 ps
T1255 /workspace/coverage/cover_reg_top/19.otp_ctrl_same_csr_outstanding.1969472248 Mar 03 12:47:33 PM PST 24 Mar 03 12:47:37 PM PST 24 480016416 ps
T1256 /workspace/coverage/cover_reg_top/16.otp_ctrl_intr_test.2174512869 Mar 03 12:47:23 PM PST 24 Mar 03 12:47:25 PM PST 24 71927200 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%