Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
94.88 93.86 96.76 95.55 90.93 97.42 96.33 93.35


Total test records in report: 1314
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html

T80 /workspace/coverage/default/12.otp_ctrl_check_fail.3807558868 Mar 07 03:25:15 PM PST 24 Mar 07 03:25:24 PM PST 24 570962689 ps
T1052 /workspace/coverage/default/132.otp_ctrl_init_fail.2457823943 Mar 07 03:27:44 PM PST 24 Mar 07 03:27:48 PM PST 24 105809927 ps
T1053 /workspace/coverage/default/32.otp_ctrl_macro_errs.238605717 Mar 07 03:26:12 PM PST 24 Mar 07 03:26:24 PM PST 24 322508994 ps
T1054 /workspace/coverage/default/154.otp_ctrl_parallel_lc_esc.600782268 Mar 07 03:28:02 PM PST 24 Mar 07 03:28:31 PM PST 24 2754271146 ps
T1055 /workspace/coverage/default/12.otp_ctrl_parallel_lc_req.188734827 Mar 07 03:25:21 PM PST 24 Mar 07 03:25:35 PM PST 24 1629777638 ps
T1056 /workspace/coverage/default/286.otp_ctrl_init_fail.1137306502 Mar 07 03:28:37 PM PST 24 Mar 07 03:28:41 PM PST 24 213565297 ps
T1057 /workspace/coverage/default/189.otp_ctrl_parallel_lc_esc.2063298394 Mar 07 03:28:16 PM PST 24 Mar 07 03:28:24 PM PST 24 549276922 ps
T1058 /workspace/coverage/default/40.otp_ctrl_init_fail.3240026704 Mar 07 03:26:32 PM PST 24 Mar 07 03:26:36 PM PST 24 114175022 ps
T1059 /workspace/coverage/default/49.otp_ctrl_parallel_lc_esc.903521326 Mar 07 03:27:01 PM PST 24 Mar 07 03:27:16 PM PST 24 1107291656 ps
T1060 /workspace/coverage/default/48.otp_ctrl_alert_test.3821567315 Mar 07 03:27:02 PM PST 24 Mar 07 03:27:05 PM PST 24 731877760 ps
T1061 /workspace/coverage/default/176.otp_ctrl_parallel_lc_esc.3906779445 Mar 07 03:28:06 PM PST 24 Mar 07 03:28:14 PM PST 24 1842192010 ps
T1062 /workspace/coverage/default/48.otp_ctrl_parallel_lc_req.7712184 Mar 07 03:26:57 PM PST 24 Mar 07 03:27:12 PM PST 24 1341420110 ps
T232 /workspace/coverage/default/4.otp_ctrl_sec_cm.702151201 Mar 07 03:25:03 PM PST 24 Mar 07 03:28:29 PM PST 24 11410549343 ps
T1063 /workspace/coverage/default/53.otp_ctrl_parallel_lc_esc.1641428492 Mar 07 03:27:05 PM PST 24 Mar 07 03:27:25 PM PST 24 2118055439 ps
T285 /workspace/coverage/default/89.otp_ctrl_stress_all_with_rand_reset.416762996 Mar 07 03:27:38 PM PST 24 Mar 07 03:51:05 PM PST 24 98869275699 ps
T1064 /workspace/coverage/default/19.otp_ctrl_parallel_lc_req.3249733943 Mar 07 03:25:35 PM PST 24 Mar 07 03:25:56 PM PST 24 921066331 ps
T1065 /workspace/coverage/default/29.otp_ctrl_dai_lock.252042573 Mar 07 03:26:02 PM PST 24 Mar 07 03:26:20 PM PST 24 673056656 ps
T1066 /workspace/coverage/default/109.otp_ctrl_parallel_lc_esc.2924860469 Mar 07 03:27:36 PM PST 24 Mar 07 03:27:43 PM PST 24 560129118 ps
T1067 /workspace/coverage/default/75.otp_ctrl_stress_all_with_rand_reset.1020819244 Mar 07 03:27:30 PM PST 24 Mar 07 03:43:57 PM PST 24 162101725145 ps
T1068 /workspace/coverage/default/153.otp_ctrl_parallel_lc_esc.3488115902 Mar 07 03:27:50 PM PST 24 Mar 07 03:27:57 PM PST 24 251573464 ps
T1069 /workspace/coverage/default/186.otp_ctrl_init_fail.388780640 Mar 07 03:28:10 PM PST 24 Mar 07 03:28:16 PM PST 24 122018158 ps
T1070 /workspace/coverage/default/47.otp_ctrl_test_access.1122805419 Mar 07 03:27:00 PM PST 24 Mar 07 03:27:25 PM PST 24 2009462141 ps
T1071 /workspace/coverage/default/48.otp_ctrl_smoke.3333163272 Mar 07 03:26:57 PM PST 24 Mar 07 03:27:03 PM PST 24 146657129 ps
T1072 /workspace/coverage/default/8.otp_ctrl_test_access.3013802768 Mar 07 03:25:02 PM PST 24 Mar 07 03:25:18 PM PST 24 1900994774 ps
T1073 /workspace/coverage/default/66.otp_ctrl_parallel_lc_esc.1880820432 Mar 07 03:27:30 PM PST 24 Mar 07 03:27:34 PM PST 24 178072095 ps
T1074 /workspace/coverage/default/34.otp_ctrl_stress_all.2197445617 Mar 07 03:26:10 PM PST 24 Mar 07 03:28:58 PM PST 24 13790788245 ps
T1075 /workspace/coverage/default/62.otp_ctrl_init_fail.586296248 Mar 07 03:27:01 PM PST 24 Mar 07 03:27:06 PM PST 24 110278286 ps
T83 /workspace/coverage/default/100.otp_ctrl_init_fail.1002746298 Mar 07 03:27:40 PM PST 24 Mar 07 03:27:44 PM PST 24 121489771 ps
T1076 /workspace/coverage/default/10.otp_ctrl_regwen.871787392 Mar 07 03:25:12 PM PST 24 Mar 07 03:25:18 PM PST 24 133151225 ps
T1077 /workspace/coverage/default/20.otp_ctrl_smoke.2395517949 Mar 07 03:25:36 PM PST 24 Mar 07 03:25:44 PM PST 24 1116484077 ps
T1078 /workspace/coverage/default/37.otp_ctrl_parallel_key_req.516301565 Mar 07 03:26:19 PM PST 24 Mar 07 03:26:23 PM PST 24 251375377 ps
T1079 /workspace/coverage/default/32.otp_ctrl_smoke.3846500074 Mar 07 03:26:06 PM PST 24 Mar 07 03:26:21 PM PST 24 1986918335 ps
T1080 /workspace/coverage/default/229.otp_ctrl_init_fail.1437700484 Mar 07 03:28:28 PM PST 24 Mar 07 03:28:33 PM PST 24 162039909 ps
T1081 /workspace/coverage/default/72.otp_ctrl_init_fail.3464187263 Mar 07 03:27:31 PM PST 24 Mar 07 03:27:36 PM PST 24 462139784 ps
T1082 /workspace/coverage/default/22.otp_ctrl_dai_lock.3815248210 Mar 07 03:25:42 PM PST 24 Mar 07 03:26:18 PM PST 24 1213446339 ps
T1083 /workspace/coverage/default/231.otp_ctrl_init_fail.1307221751 Mar 07 03:28:27 PM PST 24 Mar 07 03:28:32 PM PST 24 156133940 ps
T1084 /workspace/coverage/default/70.otp_ctrl_init_fail.600435911 Mar 07 03:27:28 PM PST 24 Mar 07 03:27:31 PM PST 24 168364118 ps
T1085 /workspace/coverage/default/4.otp_ctrl_init_fail.688905106 Mar 07 03:24:52 PM PST 24 Mar 07 03:24:57 PM PST 24 116981462 ps
T1086 /workspace/coverage/default/31.otp_ctrl_smoke.2528058277 Mar 07 03:26:03 PM PST 24 Mar 07 03:26:15 PM PST 24 1526986167 ps
T1087 /workspace/coverage/default/8.otp_ctrl_smoke.2790471475 Mar 07 03:25:03 PM PST 24 Mar 07 03:25:19 PM PST 24 7224286894 ps
T1088 /workspace/coverage/default/1.otp_ctrl_parallel_lc_req.205820941 Mar 07 03:24:50 PM PST 24 Mar 07 03:25:01 PM PST 24 258020828 ps
T1089 /workspace/coverage/default/30.otp_ctrl_parallel_lc_esc.1047280904 Mar 07 03:26:00 PM PST 24 Mar 07 03:26:04 PM PST 24 253864902 ps
T1090 /workspace/coverage/default/10.otp_ctrl_alert_test.1340416547 Mar 07 03:25:08 PM PST 24 Mar 07 03:25:10 PM PST 24 154509312 ps
T1091 /workspace/coverage/default/1.otp_ctrl_dai_lock.2279234737 Mar 07 03:24:55 PM PST 24 Mar 07 03:25:35 PM PST 24 23739865150 ps
T1092 /workspace/coverage/default/8.otp_ctrl_macro_errs.3616055595 Mar 07 03:25:10 PM PST 24 Mar 07 03:25:33 PM PST 24 1539638036 ps
T148 /workspace/coverage/default/83.otp_ctrl_parallel_lc_esc.241021517 Mar 07 03:27:33 PM PST 24 Mar 07 03:27:42 PM PST 24 2291392588 ps
T1093 /workspace/coverage/default/33.otp_ctrl_parallel_lc_esc.2372382200 Mar 07 03:26:09 PM PST 24 Mar 07 03:26:26 PM PST 24 2828457918 ps
T1094 /workspace/coverage/default/40.otp_ctrl_smoke.2238092595 Mar 07 03:26:32 PM PST 24 Mar 07 03:26:41 PM PST 24 4031374218 ps
T1095 /workspace/coverage/default/22.otp_ctrl_dai_errs.815951906 Mar 07 03:25:42 PM PST 24 Mar 07 03:26:07 PM PST 24 6112553276 ps
T1096 /workspace/coverage/default/16.otp_ctrl_parallel_lc_esc.2718305015 Mar 07 03:25:32 PM PST 24 Mar 07 03:25:39 PM PST 24 563888035 ps
T1097 /workspace/coverage/default/10.otp_ctrl_dai_errs.2934189913 Mar 07 03:25:13 PM PST 24 Mar 07 03:25:35 PM PST 24 387654633 ps
T1098 /workspace/coverage/default/68.otp_ctrl_init_fail.1106476906 Mar 07 03:27:32 PM PST 24 Mar 07 03:27:37 PM PST 24 644732836 ps
T1099 /workspace/coverage/default/227.otp_ctrl_init_fail.1160474814 Mar 07 03:28:23 PM PST 24 Mar 07 03:28:29 PM PST 24 362501580 ps
T1100 /workspace/coverage/default/61.otp_ctrl_parallel_lc_esc.3852298336 Mar 07 03:27:05 PM PST 24 Mar 07 03:27:15 PM PST 24 338846405 ps
T1101 /workspace/coverage/default/195.otp_ctrl_parallel_lc_esc.2669335801 Mar 07 03:28:22 PM PST 24 Mar 07 03:28:54 PM PST 24 11082312895 ps
T1102 /workspace/coverage/default/26.otp_ctrl_dai_lock.2630261265 Mar 07 03:25:53 PM PST 24 Mar 07 03:26:08 PM PST 24 839370443 ps
T1103 /workspace/coverage/default/90.otp_ctrl_stress_all_with_rand_reset.974216971 Mar 07 03:27:35 PM PST 24 Mar 07 03:45:31 PM PST 24 174090251421 ps
T1104 /workspace/coverage/default/1.otp_ctrl_stress_all.2715245819 Mar 07 03:24:56 PM PST 24 Mar 07 03:29:43 PM PST 24 33892941509 ps
T1105 /workspace/coverage/default/1.otp_ctrl_parallel_key_req.1686215771 Mar 07 03:25:01 PM PST 24 Mar 07 03:25:30 PM PST 24 2490837608 ps
T1106 /workspace/coverage/default/298.otp_ctrl_init_fail.1007100146 Mar 07 03:28:38 PM PST 24 Mar 07 03:28:44 PM PST 24 366543494 ps
T1107 /workspace/coverage/default/104.otp_ctrl_init_fail.3957699288 Mar 07 03:27:37 PM PST 24 Mar 07 03:27:46 PM PST 24 2867279152 ps
T1108 /workspace/coverage/default/242.otp_ctrl_init_fail.4192163106 Mar 07 03:28:28 PM PST 24 Mar 07 03:28:32 PM PST 24 234199737 ps
T1109 /workspace/coverage/default/37.otp_ctrl_init_fail.2976329662 Mar 07 03:26:19 PM PST 24 Mar 07 03:26:25 PM PST 24 2247492762 ps
T1110 /workspace/coverage/default/9.otp_ctrl_parallel_key_req.2648583390 Mar 07 03:25:11 PM PST 24 Mar 07 03:25:41 PM PST 24 1312152660 ps
T1111 /workspace/coverage/default/25.otp_ctrl_dai_lock.3563076134 Mar 07 03:25:53 PM PST 24 Mar 07 03:26:30 PM PST 24 1083501404 ps
T1112 /workspace/coverage/default/178.otp_ctrl_parallel_lc_esc.686128721 Mar 07 03:28:09 PM PST 24 Mar 07 03:28:23 PM PST 24 950320808 ps
T1113 /workspace/coverage/default/269.otp_ctrl_init_fail.3144340170 Mar 07 03:28:38 PM PST 24 Mar 07 03:28:43 PM PST 24 209704415 ps
T1114 /workspace/coverage/default/20.otp_ctrl_test_access.2989415200 Mar 07 03:25:39 PM PST 24 Mar 07 03:26:06 PM PST 24 2719594153 ps
T1115 /workspace/coverage/default/13.otp_ctrl_parallel_lc_req.3848409545 Mar 07 03:25:19 PM PST 24 Mar 07 03:25:38 PM PST 24 1971487517 ps
T1116 /workspace/coverage/default/293.otp_ctrl_init_fail.4043786780 Mar 07 03:28:39 PM PST 24 Mar 07 03:28:44 PM PST 24 593332236 ps
T1117 /workspace/coverage/default/19.otp_ctrl_parallel_key_req.6790927 Mar 07 03:25:39 PM PST 24 Mar 07 03:25:51 PM PST 24 354178432 ps
T1118 /workspace/coverage/default/19.otp_ctrl_stress_all_with_rand_reset.1315484526 Mar 07 03:25:37 PM PST 24 Mar 07 03:43:44 PM PST 24 89613046146 ps
T1119 /workspace/coverage/default/16.otp_ctrl_test_access.1553562472 Mar 07 03:25:32 PM PST 24 Mar 07 03:25:47 PM PST 24 1153368298 ps
T1120 /workspace/coverage/default/111.otp_ctrl_parallel_lc_esc.603364140 Mar 07 03:27:41 PM PST 24 Mar 07 03:27:48 PM PST 24 300025489 ps
T1121 /workspace/coverage/default/191.otp_ctrl_init_fail.2782053147 Mar 07 03:28:18 PM PST 24 Mar 07 03:28:22 PM PST 24 1370739277 ps
T1122 /workspace/coverage/default/4.otp_ctrl_macro_errs.2130986356 Mar 07 03:25:01 PM PST 24 Mar 07 03:25:10 PM PST 24 1035420025 ps
T1123 /workspace/coverage/default/228.otp_ctrl_init_fail.2530279006 Mar 07 03:28:23 PM PST 24 Mar 07 03:28:29 PM PST 24 131399740 ps
T1124 /workspace/coverage/default/53.otp_ctrl_stress_all_with_rand_reset.1473345841 Mar 07 03:27:05 PM PST 24 Mar 07 04:00:39 PM PST 24 725358360018 ps
T1125 /workspace/coverage/default/49.otp_ctrl_stress_all.1479900725 Mar 07 03:27:02 PM PST 24 Mar 07 03:31:34 PM PST 24 21473625667 ps
T1126 /workspace/coverage/default/167.otp_ctrl_init_fail.844827493 Mar 07 03:28:08 PM PST 24 Mar 07 03:28:15 PM PST 24 616936168 ps
T1127 /workspace/coverage/default/47.otp_ctrl_macro_errs.204596485 Mar 07 03:26:59 PM PST 24 Mar 07 03:27:19 PM PST 24 1356974836 ps
T1128 /workspace/coverage/default/8.otp_ctrl_stress_all_with_rand_reset.2533981919 Mar 07 03:24:56 PM PST 24 Mar 07 03:48:06 PM PST 24 75896215097 ps
T1129 /workspace/coverage/default/210.otp_ctrl_init_fail.3305223451 Mar 07 03:28:22 PM PST 24 Mar 07 03:28:26 PM PST 24 193570759 ps
T1130 /workspace/coverage/default/24.otp_ctrl_parallel_key_req.4119820324 Mar 07 03:25:53 PM PST 24 Mar 07 03:26:36 PM PST 24 3233946992 ps
T1131 /workspace/coverage/default/2.otp_ctrl_dai_errs.3142867390 Mar 07 03:25:00 PM PST 24 Mar 07 03:25:22 PM PST 24 658499257 ps
T1132 /workspace/coverage/default/49.otp_ctrl_test_access.426191356 Mar 07 03:27:03 PM PST 24 Mar 07 03:27:26 PM PST 24 1249024072 ps
T1133 /workspace/coverage/default/19.otp_ctrl_test_access.1484468703 Mar 07 03:25:34 PM PST 24 Mar 07 03:26:01 PM PST 24 1062045209 ps
T1134 /workspace/coverage/default/79.otp_ctrl_parallel_lc_esc.222366462 Mar 07 03:27:31 PM PST 24 Mar 07 03:27:50 PM PST 24 3118561934 ps
T1135 /workspace/coverage/default/13.otp_ctrl_init_fail.2354280763 Mar 07 03:25:20 PM PST 24 Mar 07 03:25:26 PM PST 24 401830840 ps
T1136 /workspace/coverage/default/31.otp_ctrl_init_fail.13733180 Mar 07 03:26:01 PM PST 24 Mar 07 03:26:05 PM PST 24 104798054 ps
T1137 /workspace/coverage/default/39.otp_ctrl_parallel_key_req.2086899633 Mar 07 03:26:20 PM PST 24 Mar 07 03:26:27 PM PST 24 147330610 ps
T1138 /workspace/coverage/default/202.otp_ctrl_init_fail.78247114 Mar 07 03:28:23 PM PST 24 Mar 07 03:28:30 PM PST 24 525874229 ps
T1139 /workspace/coverage/default/37.otp_ctrl_regwen.2031336584 Mar 07 03:26:19 PM PST 24 Mar 07 03:26:23 PM PST 24 491487285 ps
T1140 /workspace/coverage/default/47.otp_ctrl_regwen.1211140886 Mar 07 03:26:57 PM PST 24 Mar 07 03:27:02 PM PST 24 469278837 ps
T1141 /workspace/coverage/default/9.otp_ctrl_parallel_lc_esc.1618698069 Mar 07 03:25:06 PM PST 24 Mar 07 03:25:12 PM PST 24 238171895 ps
T1142 /workspace/coverage/default/36.otp_ctrl_macro_errs.2007375289 Mar 07 03:26:20 PM PST 24 Mar 07 03:26:58 PM PST 24 3298635149 ps
T1143 /workspace/coverage/default/46.otp_ctrl_parallel_lc_esc.2452332610 Mar 07 03:26:47 PM PST 24 Mar 07 03:26:52 PM PST 24 170462677 ps
T1144 /workspace/coverage/default/17.otp_ctrl_regwen.1415382004 Mar 07 03:25:37 PM PST 24 Mar 07 03:25:43 PM PST 24 135111905 ps
T1145 /workspace/coverage/default/4.otp_ctrl_dai_lock.2254481131 Mar 07 03:24:58 PM PST 24 Mar 07 03:25:11 PM PST 24 1805269016 ps
T286 /workspace/coverage/default/11.otp_ctrl_stress_all_with_rand_reset.1660601702 Mar 07 03:25:18 PM PST 24 Mar 07 03:58:04 PM PST 24 988255547972 ps
T1146 /workspace/coverage/default/66.otp_ctrl_init_fail.2036650515 Mar 07 03:27:30 PM PST 24 Mar 07 03:27:34 PM PST 24 125871860 ps
T1147 /workspace/coverage/default/142.otp_ctrl_parallel_lc_esc.139809962 Mar 07 03:27:52 PM PST 24 Mar 07 03:27:59 PM PST 24 263546300 ps
T37 /workspace/coverage/default/38.otp_ctrl_check_fail.500635239 Mar 07 03:26:19 PM PST 24 Mar 07 03:26:38 PM PST 24 6214167081 ps
T1148 /workspace/coverage/default/11.otp_ctrl_regwen.887686265 Mar 07 03:25:30 PM PST 24 Mar 07 03:25:35 PM PST 24 503828702 ps
T1149 /workspace/coverage/default/0.otp_ctrl_dai_errs.715159822 Mar 07 03:24:46 PM PST 24 Mar 07 03:24:58 PM PST 24 803374570 ps
T1150 /workspace/coverage/default/40.otp_ctrl_stress_all.2479378956 Mar 07 03:26:34 PM PST 24 Mar 07 03:29:12 PM PST 24 4817052718 ps
T128 /workspace/coverage/default/40.otp_ctrl_check_fail.2643513097 Mar 07 03:26:30 PM PST 24 Mar 07 03:26:48 PM PST 24 537872669 ps
T1151 /workspace/coverage/default/48.otp_ctrl_parallel_key_req.2120843547 Mar 07 03:27:01 PM PST 24 Mar 07 03:27:08 PM PST 24 113623775 ps
T1152 /workspace/coverage/default/279.otp_ctrl_init_fail.901840071 Mar 07 03:28:35 PM PST 24 Mar 07 03:28:41 PM PST 24 194112773 ps
T1153 /workspace/coverage/default/28.otp_ctrl_parallel_key_req.303257565 Mar 07 03:26:01 PM PST 24 Mar 07 03:26:16 PM PST 24 963233357 ps
T1154 /workspace/coverage/default/289.otp_ctrl_init_fail.4177832895 Mar 07 03:28:38 PM PST 24 Mar 07 03:28:43 PM PST 24 162327213 ps
T1155 /workspace/coverage/default/7.otp_ctrl_check_fail.655145940 Mar 07 03:25:07 PM PST 24 Mar 07 03:25:14 PM PST 24 353441544 ps
T1156 /workspace/coverage/default/13.otp_ctrl_dai_errs.952966378 Mar 07 03:25:17 PM PST 24 Mar 07 03:25:32 PM PST 24 253479698 ps
T1157 /workspace/coverage/default/47.otp_ctrl_smoke.3821184827 Mar 07 03:26:48 PM PST 24 Mar 07 03:26:53 PM PST 24 120036709 ps
T84 /workspace/coverage/default/296.otp_ctrl_init_fail.1938583587 Mar 07 03:28:41 PM PST 24 Mar 07 03:28:46 PM PST 24 178218098 ps
T1158 /workspace/coverage/default/9.otp_ctrl_regwen.4049970856 Mar 07 03:25:14 PM PST 24 Mar 07 03:25:22 PM PST 24 176876458 ps
T1159 /workspace/coverage/default/27.otp_ctrl_parallel_lc_req.3804277289 Mar 07 03:25:57 PM PST 24 Mar 07 03:26:02 PM PST 24 2602408119 ps
T1160 /workspace/coverage/default/36.otp_ctrl_dai_lock.2395962415 Mar 07 03:26:20 PM PST 24 Mar 07 03:26:44 PM PST 24 3306073845 ps
T1161 /workspace/coverage/default/200.otp_ctrl_init_fail.1156507948 Mar 07 03:28:22 PM PST 24 Mar 07 03:28:26 PM PST 24 189437796 ps
T1162 /workspace/coverage/default/113.otp_ctrl_parallel_lc_esc.1386819128 Mar 07 03:27:46 PM PST 24 Mar 07 03:27:58 PM PST 24 1434279508 ps
T1163 /workspace/coverage/default/28.otp_ctrl_parallel_lc_req.2607943996 Mar 07 03:25:59 PM PST 24 Mar 07 03:26:25 PM PST 24 2463690880 ps
T1164 /workspace/coverage/default/258.otp_ctrl_init_fail.4136721660 Mar 07 03:28:34 PM PST 24 Mar 07 03:28:38 PM PST 24 366999687 ps
T1165 /workspace/coverage/default/226.otp_ctrl_init_fail.64962474 Mar 07 03:28:23 PM PST 24 Mar 07 03:28:29 PM PST 24 106547839 ps
T157 /workspace/coverage/default/100.otp_ctrl_parallel_lc_esc.31904928 Mar 07 03:27:42 PM PST 24 Mar 07 03:27:49 PM PST 24 624214636 ps
T1166 /workspace/coverage/default/236.otp_ctrl_init_fail.240565088 Mar 07 03:28:26 PM PST 24 Mar 07 03:28:32 PM PST 24 127153142 ps
T158 /workspace/coverage/default/158.otp_ctrl_parallel_lc_esc.1467241056 Mar 07 03:28:01 PM PST 24 Mar 07 03:28:07 PM PST 24 1675511768 ps
T1167 /workspace/coverage/default/36.otp_ctrl_check_fail.2885845408 Mar 07 03:26:18 PM PST 24 Mar 07 03:26:33 PM PST 24 647512634 ps
T1168 /workspace/coverage/default/67.otp_ctrl_parallel_lc_esc.2073573148 Mar 07 03:27:29 PM PST 24 Mar 07 03:27:36 PM PST 24 186368116 ps
T287 /workspace/coverage/default/91.otp_ctrl_stress_all_with_rand_reset.1224398190 Mar 07 03:27:33 PM PST 24 Mar 07 04:04:42 PM PST 24 88433386632 ps
T1169 /workspace/coverage/default/11.otp_ctrl_parallel_lc_esc.2449833381 Mar 07 03:25:09 PM PST 24 Mar 07 03:25:25 PM PST 24 1015574625 ps
T1170 /workspace/coverage/default/1.otp_ctrl_background_chks.2084878325 Mar 07 03:25:01 PM PST 24 Mar 07 03:25:23 PM PST 24 654195191 ps
T1171 /workspace/coverage/default/60.otp_ctrl_init_fail.663849430 Mar 07 03:27:06 PM PST 24 Mar 07 03:27:12 PM PST 24 2332780321 ps
T1172 /workspace/coverage/default/21.otp_ctrl_test_access.2313138098 Mar 07 03:25:39 PM PST 24 Mar 07 03:25:58 PM PST 24 1933724546 ps
T1173 /workspace/coverage/default/79.otp_ctrl_init_fail.2149454554 Mar 07 03:27:31 PM PST 24 Mar 07 03:27:37 PM PST 24 542674513 ps
T1174 /workspace/coverage/default/3.otp_ctrl_parallel_key_req.901982864 Mar 07 03:25:10 PM PST 24 Mar 07 03:25:15 PM PST 24 111599676 ps
T1175 /workspace/coverage/default/0.otp_ctrl_test_access.1962307309 Mar 07 03:25:02 PM PST 24 Mar 07 03:25:25 PM PST 24 2064795278 ps
T1176 /workspace/coverage/default/14.otp_ctrl_check_fail.4244671157 Mar 07 03:25:19 PM PST 24 Mar 07 03:25:32 PM PST 24 485435158 ps
T1177 /workspace/coverage/default/288.otp_ctrl_init_fail.2077901240 Mar 07 03:28:37 PM PST 24 Mar 07 03:28:41 PM PST 24 117025072 ps
T1178 /workspace/coverage/default/20.otp_ctrl_dai_errs.1698422162 Mar 07 03:25:37 PM PST 24 Mar 07 03:25:57 PM PST 24 328347598 ps
T1179 /workspace/coverage/cover_reg_top/24.otp_ctrl_intr_test.3037008868 Mar 07 02:47:39 PM PST 24 Mar 07 02:47:42 PM PST 24 529255289 ps
T1180 /workspace/coverage/cover_reg_top/0.otp_ctrl_intr_test.1574679998 Mar 07 02:47:08 PM PST 24 Mar 07 02:47:10 PM PST 24 587628215 ps
T1181 /workspace/coverage/cover_reg_top/22.otp_ctrl_intr_test.3678632851 Mar 07 02:47:39 PM PST 24 Mar 07 02:47:41 PM PST 24 38512141 ps
T1182 /workspace/coverage/cover_reg_top/8.otp_ctrl_intr_test.124696835 Mar 07 02:47:26 PM PST 24 Mar 07 02:47:29 PM PST 24 72959811 ps
T1183 /workspace/coverage/cover_reg_top/3.otp_ctrl_intr_test.3038382919 Mar 07 02:47:16 PM PST 24 Mar 07 02:47:18 PM PST 24 93168884 ps
T266 /workspace/coverage/cover_reg_top/0.otp_ctrl_same_csr_outstanding.1118553710 Mar 07 02:47:06 PM PST 24 Mar 07 02:47:09 PM PST 24 245201516 ps
T1184 /workspace/coverage/cover_reg_top/3.otp_ctrl_tl_errors.4097361175 Mar 07 02:47:15 PM PST 24 Mar 07 02:47:19 PM PST 24 349070629 ps
T1185 /workspace/coverage/cover_reg_top/8.otp_ctrl_tl_errors.3942062139 Mar 07 02:47:26 PM PST 24 Mar 07 02:47:33 PM PST 24 956228509 ps
T1186 /workspace/coverage/cover_reg_top/29.otp_ctrl_intr_test.4082336253 Mar 07 02:47:42 PM PST 24 Mar 07 02:47:44 PM PST 24 558658044 ps
T263 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_rw.2380556754 Mar 07 02:47:07 PM PST 24 Mar 07 02:47:10 PM PST 24 143067647 ps
T1187 /workspace/coverage/cover_reg_top/4.otp_ctrl_intr_test.2091208798 Mar 07 02:47:14 PM PST 24 Mar 07 02:47:16 PM PST 24 130276698 ps
T1188 /workspace/coverage/cover_reg_top/5.otp_ctrl_tl_errors.1726155667 Mar 07 02:47:15 PM PST 24 Mar 07 02:47:21 PM PST 24 536357084 ps
T1189 /workspace/coverage/cover_reg_top/17.otp_ctrl_tl_errors.3136956968 Mar 07 02:47:34 PM PST 24 Mar 07 02:47:38 PM PST 24 365121095 ps
T264 /workspace/coverage/cover_reg_top/17.otp_ctrl_csr_rw.355332762 Mar 07 02:47:33 PM PST 24 Mar 07 02:47:34 PM PST 24 137575984 ps
T265 /workspace/coverage/cover_reg_top/13.otp_ctrl_csr_rw.3236278208 Mar 07 02:47:32 PM PST 24 Mar 07 02:47:34 PM PST 24 67122736 ps
T1190 /workspace/coverage/cover_reg_top/10.otp_ctrl_csr_mem_rw_with_rand_reset.1842168514 Mar 07 02:47:22 PM PST 24 Mar 07 02:47:25 PM PST 24 262560257 ps
T295 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_rw.88739125 Mar 07 02:47:04 PM PST 24 Mar 07 02:47:06 PM PST 24 42525895 ps
T296 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_aliasing.3723310740 Mar 07 02:47:10 PM PST 24 Mar 07 02:47:14 PM PST 24 298442629 ps
T297 /workspace/coverage/cover_reg_top/19.otp_ctrl_csr_rw.2290634563 Mar 07 02:47:38 PM PST 24 Mar 07 02:47:40 PM PST 24 155582404 ps
T298 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_hw_reset.1870224576 Mar 07 02:47:09 PM PST 24 Mar 07 02:47:12 PM PST 24 220470729 ps
T319 /workspace/coverage/cover_reg_top/13.otp_ctrl_same_csr_outstanding.274521982 Mar 07 02:47:34 PM PST 24 Mar 07 02:47:37 PM PST 24 208607475 ps
T1191 /workspace/coverage/cover_reg_top/9.otp_ctrl_intr_test.2329260801 Mar 07 02:47:25 PM PST 24 Mar 07 02:47:28 PM PST 24 38046260 ps
T299 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_aliasing.573833036 Mar 07 02:47:08 PM PST 24 Mar 07 02:47:12 PM PST 24 305945805 ps
T1192 /workspace/coverage/cover_reg_top/13.otp_ctrl_tl_errors.4129213421 Mar 07 02:47:24 PM PST 24 Mar 07 02:47:29 PM PST 24 1292614979 ps
T1193 /workspace/coverage/cover_reg_top/4.otp_ctrl_mem_walk.3384808893 Mar 07 02:47:15 PM PST 24 Mar 07 02:47:17 PM PST 24 119498277 ps
T1194 /workspace/coverage/cover_reg_top/38.otp_ctrl_intr_test.2379252603 Mar 07 02:47:46 PM PST 24 Mar 07 02:47:47 PM PST 24 99079807 ps
T1195 /workspace/coverage/cover_reg_top/26.otp_ctrl_intr_test.642432566 Mar 07 02:47:43 PM PST 24 Mar 07 02:47:44 PM PST 24 88822077 ps
T320 /workspace/coverage/cover_reg_top/12.otp_ctrl_same_csr_outstanding.2444660565 Mar 07 02:47:25 PM PST 24 Mar 07 02:47:28 PM PST 24 70179466 ps
T300 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_aliasing.523569614 Mar 07 02:47:19 PM PST 24 Mar 07 02:47:26 PM PST 24 533000017 ps
T260 /workspace/coverage/cover_reg_top/17.otp_ctrl_tl_intg_err.893254651 Mar 07 02:47:34 PM PST 24 Mar 07 02:47:45 PM PST 24 1356750377 ps
T321 /workspace/coverage/cover_reg_top/18.otp_ctrl_same_csr_outstanding.3373789207 Mar 07 02:47:42 PM PST 24 Mar 07 02:47:44 PM PST 24 146989348 ps
T1196 /workspace/coverage/cover_reg_top/7.otp_ctrl_tl_errors.1372720571 Mar 07 02:47:14 PM PST 24 Mar 07 02:47:18 PM PST 24 114350219 ps
T1197 /workspace/coverage/cover_reg_top/0.otp_ctrl_mem_walk.3786676251 Mar 07 02:47:03 PM PST 24 Mar 07 02:47:04 PM PST 24 139036104 ps
T1198 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_mem_rw_with_rand_reset.1696467409 Mar 07 02:47:07 PM PST 24 Mar 07 02:47:11 PM PST 24 236987503 ps
T1199 /workspace/coverage/cover_reg_top/16.otp_ctrl_tl_errors.825092464 Mar 07 02:47:31 PM PST 24 Mar 07 02:47:35 PM PST 24 178478065 ps
T261 /workspace/coverage/cover_reg_top/14.otp_ctrl_tl_intg_err.2270844309 Mar 07 02:47:31 PM PST 24 Mar 07 02:47:51 PM PST 24 1261531396 ps
T363 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_bit_bash.1582511819 Mar 07 02:47:06 PM PST 24 Mar 07 02:47:16 PM PST 24 3064508828 ps
T1200 /workspace/coverage/cover_reg_top/31.otp_ctrl_intr_test.68243840 Mar 07 02:47:39 PM PST 24 Mar 07 02:47:41 PM PST 24 70079941 ps
T322 /workspace/coverage/cover_reg_top/9.otp_ctrl_same_csr_outstanding.1224476802 Mar 07 02:47:27 PM PST 24 Mar 07 02:47:32 PM PST 24 1951742531 ps
T1201 /workspace/coverage/cover_reg_top/17.otp_ctrl_csr_mem_rw_with_rand_reset.2376995614 Mar 07 02:47:32 PM PST 24 Mar 07 02:47:35 PM PST 24 69635370 ps
T1202 /workspace/coverage/cover_reg_top/13.otp_ctrl_intr_test.3056305507 Mar 07 02:47:26 PM PST 24 Mar 07 02:47:29 PM PST 24 41563905 ps
T323 /workspace/coverage/cover_reg_top/6.otp_ctrl_same_csr_outstanding.2486103444 Mar 07 02:47:16 PM PST 24 Mar 07 02:47:19 PM PST 24 161190714 ps
T1203 /workspace/coverage/cover_reg_top/2.otp_ctrl_mem_partial_access.267718312 Mar 07 02:47:04 PM PST 24 Mar 07 02:47:06 PM PST 24 507858095 ps
T318 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_hw_reset.4179857175 Mar 07 02:47:15 PM PST 24 Mar 07 02:47:18 PM PST 24 966178760 ps
T1204 /workspace/coverage/cover_reg_top/35.otp_ctrl_intr_test.1153790240 Mar 07 02:47:45 PM PST 24 Mar 07 02:47:48 PM PST 24 598418058 ps
T1205 /workspace/coverage/cover_reg_top/8.otp_ctrl_same_csr_outstanding.1074820748 Mar 07 02:47:26 PM PST 24 Mar 07 02:47:30 PM PST 24 47551306 ps
T1206 /workspace/coverage/cover_reg_top/47.otp_ctrl_intr_test.684939748 Mar 07 02:47:45 PM PST 24 Mar 07 02:47:47 PM PST 24 42427773 ps
T262 /workspace/coverage/cover_reg_top/8.otp_ctrl_tl_intg_err.1085348525 Mar 07 02:47:23 PM PST 24 Mar 07 02:47:34 PM PST 24 764581879 ps
T1207 /workspace/coverage/cover_reg_top/48.otp_ctrl_intr_test.3386566581 Mar 07 02:47:46 PM PST 24 Mar 07 02:47:48 PM PST 24 50144344 ps
T1208 /workspace/coverage/cover_reg_top/12.otp_ctrl_intr_test.3319221570 Mar 07 02:47:28 PM PST 24 Mar 07 02:47:31 PM PST 24 151550593 ps
T1209 /workspace/coverage/cover_reg_top/20.otp_ctrl_intr_test.2604448531 Mar 07 02:47:37 PM PST 24 Mar 07 02:47:39 PM PST 24 148231230 ps
T1210 /workspace/coverage/cover_reg_top/10.otp_ctrl_same_csr_outstanding.1741908825 Mar 07 02:47:28 PM PST 24 Mar 07 02:47:32 PM PST 24 75843766 ps
T301 /workspace/coverage/cover_reg_top/9.otp_ctrl_csr_rw.2808934746 Mar 07 02:47:23 PM PST 24 Mar 07 02:47:25 PM PST 24 45968577 ps
T1211 /workspace/coverage/cover_reg_top/19.otp_ctrl_tl_errors.1599115659 Mar 07 02:47:43 PM PST 24 Mar 07 02:47:49 PM PST 24 143254884 ps
T1212 /workspace/coverage/cover_reg_top/4.otp_ctrl_tl_errors.2748636085 Mar 07 02:47:18 PM PST 24 Mar 07 02:47:27 PM PST 24 3071720729 ps
T346 /workspace/coverage/cover_reg_top/10.otp_ctrl_tl_intg_err.2514989942 Mar 07 02:47:25 PM PST 24 Mar 07 02:47:51 PM PST 24 18933703403 ps
T1213 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_aliasing.2155255438 Mar 07 02:47:16 PM PST 24 Mar 07 02:47:20 PM PST 24 160622808 ps
T1214 /workspace/coverage/cover_reg_top/41.otp_ctrl_intr_test.1283175133 Mar 07 02:47:47 PM PST 24 Mar 07 02:47:48 PM PST 24 37459021 ps
T1215 /workspace/coverage/cover_reg_top/40.otp_ctrl_intr_test.3663513261 Mar 07 02:47:48 PM PST 24 Mar 07 02:47:49 PM PST 24 565477637 ps
T1216 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_mem_rw_with_rand_reset.3822219770 Mar 07 02:47:14 PM PST 24 Mar 07 02:47:17 PM PST 24 210578336 ps
T1217 /workspace/coverage/cover_reg_top/16.otp_ctrl_csr_mem_rw_with_rand_reset.2241457548 Mar 07 02:47:33 PM PST 24 Mar 07 02:47:36 PM PST 24 112659533 ps
T1218 /workspace/coverage/cover_reg_top/19.otp_ctrl_same_csr_outstanding.3940896176 Mar 07 02:47:43 PM PST 24 Mar 07 02:47:46 PM PST 24 185693294 ps
T1219 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_bit_bash.967613351 Mar 07 02:47:18 PM PST 24 Mar 07 02:47:22 PM PST 24 88082035 ps
T1220 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_mem_rw_with_rand_reset.4263510619 Mar 07 02:47:03 PM PST 24 Mar 07 02:47:07 PM PST 24 96795511 ps
T1221 /workspace/coverage/cover_reg_top/6.otp_ctrl_csr_rw.433996265 Mar 07 02:47:15 PM PST 24 Mar 07 02:47:17 PM PST 24 159669744 ps
T347 /workspace/coverage/cover_reg_top/4.otp_ctrl_tl_intg_err.1649042692 Mar 07 02:47:15 PM PST 24 Mar 07 02:47:35 PM PST 24 1224775915 ps
T1222 /workspace/coverage/cover_reg_top/2.otp_ctrl_intr_test.2021317878 Mar 07 02:47:07 PM PST 24 Mar 07 02:47:08 PM PST 24 49402355 ps
T1223 /workspace/coverage/cover_reg_top/17.otp_ctrl_same_csr_outstanding.2695293483 Mar 07 02:47:34 PM PST 24 Mar 07 02:47:36 PM PST 24 60129319 ps
T1224 /workspace/coverage/cover_reg_top/28.otp_ctrl_intr_test.304878849 Mar 07 02:47:37 PM PST 24 Mar 07 02:47:38 PM PST 24 571821936 ps
T1225 /workspace/coverage/cover_reg_top/3.otp_ctrl_same_csr_outstanding.3825539771 Mar 07 02:47:16 PM PST 24 Mar 07 02:47:18 PM PST 24 669148688 ps
T1226 /workspace/coverage/cover_reg_top/16.otp_ctrl_intr_test.1559041995 Mar 07 02:47:31 PM PST 24 Mar 07 02:47:33 PM PST 24 72476349 ps
T1227 /workspace/coverage/cover_reg_top/34.otp_ctrl_intr_test.3283884309 Mar 07 02:47:44 PM PST 24 Mar 07 02:47:45 PM PST 24 74545718 ps
T351 /workspace/coverage/cover_reg_top/1.otp_ctrl_tl_intg_err.875100133 Mar 07 02:47:05 PM PST 24 Mar 07 02:47:32 PM PST 24 18879706318 ps
T1228 /workspace/coverage/cover_reg_top/27.otp_ctrl_intr_test.2677252679 Mar 07 02:47:40 PM PST 24 Mar 07 02:47:42 PM PST 24 77643169 ps
T1229 /workspace/coverage/cover_reg_top/8.otp_ctrl_csr_mem_rw_with_rand_reset.344960289 Mar 07 02:47:23 PM PST 24 Mar 07 02:47:27 PM PST 24 1106287464 ps
T1230 /workspace/coverage/cover_reg_top/0.otp_ctrl_mem_partial_access.470826863 Mar 07 02:47:06 PM PST 24 Mar 07 02:47:08 PM PST 24 524149364 ps
T1231 /workspace/coverage/cover_reg_top/6.otp_ctrl_csr_mem_rw_with_rand_reset.2845293745 Mar 07 02:47:19 PM PST 24 Mar 07 02:47:21 PM PST 24 261246549 ps
T1232 /workspace/coverage/cover_reg_top/23.otp_ctrl_intr_test.1788078531 Mar 07 02:47:39 PM PST 24 Mar 07 02:47:41 PM PST 24 38875020 ps
T1233 /workspace/coverage/cover_reg_top/19.otp_ctrl_intr_test.459138196 Mar 07 02:47:42 PM PST 24 Mar 07 02:47:43 PM PST 24 72070600 ps
T1234 /workspace/coverage/cover_reg_top/1.otp_ctrl_same_csr_outstanding.2454162091 Mar 07 02:47:06 PM PST 24 Mar 07 02:47:10 PM PST 24 1437842414 ps
T302 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_rw.909335286 Mar 07 02:47:16 PM PST 24 Mar 07 02:47:18 PM PST 24 141768203 ps
T1235 /workspace/coverage/cover_reg_top/6.otp_ctrl_tl_intg_err.2194146842 Mar 07 02:47:16 PM PST 24 Mar 07 02:47:27 PM PST 24 881999769 ps
T1236 /workspace/coverage/cover_reg_top/45.otp_ctrl_intr_test.38408408 Mar 07 02:47:46 PM PST 24 Mar 07 02:47:48 PM PST 24 50469634 ps
T1237 /workspace/coverage/cover_reg_top/12.otp_ctrl_csr_rw.2711054364 Mar 07 02:47:23 PM PST 24 Mar 07 02:47:25 PM PST 24 85665908 ps
T1238 /workspace/coverage/cover_reg_top/7.otp_ctrl_same_csr_outstanding.3819887078 Mar 07 02:47:26 PM PST 24 Mar 07 02:47:30 PM PST 24 139708521 ps
T1239 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_bit_bash.2062325266 Mar 07 02:47:07 PM PST 24 Mar 07 02:47:18 PM PST 24 545914926 ps
T1240 /workspace/coverage/cover_reg_top/11.otp_ctrl_intr_test.3483497560 Mar 07 02:47:26 PM PST 24 Mar 07 02:47:29 PM PST 24 139994737 ps
T1241 /workspace/coverage/cover_reg_top/5.otp_ctrl_csr_mem_rw_with_rand_reset.1114976572 Mar 07 02:47:17 PM PST 24 Mar 07 02:47:20 PM PST 24 302156875 ps
T1242 /workspace/coverage/cover_reg_top/17.otp_ctrl_intr_test.171670167 Mar 07 02:47:35 PM PST 24 Mar 07 02:47:37 PM PST 24 42181058 ps
T1243 /workspace/coverage/cover_reg_top/6.otp_ctrl_tl_errors.3184555391 Mar 07 02:47:16 PM PST 24 Mar 07 02:47:20 PM PST 24 89823010 ps
T1244 /workspace/coverage/cover_reg_top/10.otp_ctrl_tl_errors.2934353111 Mar 07 02:47:22 PM PST 24 Mar 07 02:47:29 PM PST 24 336055093 ps
T1245 /workspace/coverage/cover_reg_top/5.otp_ctrl_same_csr_outstanding.1133036517 Mar 07 02:47:16 PM PST 24 Mar 07 02:47:18 PM PST 24 135109035 ps
T1246 /workspace/coverage/cover_reg_top/37.otp_ctrl_intr_test.3119496896 Mar 07 02:47:42 PM PST 24 Mar 07 02:47:44 PM PST 24 74003063 ps
T1247 /workspace/coverage/cover_reg_top/18.otp_ctrl_intr_test.3631705204 Mar 07 02:47:41 PM PST 24 Mar 07 02:47:43 PM PST 24 43156748 ps
T352 /workspace/coverage/cover_reg_top/16.otp_ctrl_tl_intg_err.4199686554 Mar 07 02:47:31 PM PST 24 Mar 07 02:47:41 PM PST 24 1400189236 ps
T303 /workspace/coverage/cover_reg_top/10.otp_ctrl_csr_rw.4041909247 Mar 07 02:47:25 PM PST 24 Mar 07 02:47:28 PM PST 24 60135950 ps
T1248 /workspace/coverage/cover_reg_top/1.otp_ctrl_intr_test.907789043 Mar 07 02:47:05 PM PST 24 Mar 07 02:47:06 PM PST 24 48142873 ps
T1249 /workspace/coverage/cover_reg_top/2.otp_ctrl_tl_intg_err.545021900 Mar 07 02:47:05 PM PST 24 Mar 07 02:47:15 PM PST 24 1229253214 ps
T1250 /workspace/coverage/cover_reg_top/7.otp_ctrl_csr_mem_rw_with_rand_reset.2122689808 Mar 07 02:47:28 PM PST 24 Mar 07 02:47:33 PM PST 24 105459600 ps
T1251 /workspace/coverage/cover_reg_top/42.otp_ctrl_intr_test.4278000642 Mar 07 02:47:45 PM PST 24 Mar 07 02:47:46 PM PST 24 69760809 ps
T304 /workspace/coverage/cover_reg_top/5.otp_ctrl_csr_rw.2666152405 Mar 07 02:47:18 PM PST 24 Mar 07 02:47:20 PM PST 24 106785647 ps
T1252 /workspace/coverage/cover_reg_top/7.otp_ctrl_tl_intg_err.1732729007 Mar 07 02:47:16 PM PST 24 Mar 07 02:47:29 PM PST 24 2592499797 ps
T1253 /workspace/coverage/cover_reg_top/4.otp_ctrl_mem_partial_access.3806020895 Mar 07 02:47:18 PM PST 24 Mar 07 02:47:19 PM PST 24 130210474 ps
T353 /workspace/coverage/cover_reg_top/11.otp_ctrl_tl_intg_err.224881311 Mar 07 02:47:22 PM PST 24 Mar 07 02:47:41 PM PST 24 2432179768 ps
T1254 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_rw.3048854265 Mar 07 02:47:15 PM PST 24 Mar 07 02:47:17 PM PST 24 136800645 ps
T1255 /workspace/coverage/cover_reg_top/14.otp_ctrl_intr_test.1407469095 Mar 07 02:47:33 PM PST 24 Mar 07 02:47:34 PM PST 24 51116649 ps
T1256 /workspace/coverage/cover_reg_top/3.otp_ctrl_tl_intg_err.1431095191 Mar 07 02:47:15 PM PST 24 Mar 07 02:47:25 PM PST 24 1276000065 ps
T1257 /workspace/coverage/cover_reg_top/46.otp_ctrl_intr_test.2090174658 Mar 07 02:47:46 PM PST 24 Mar 07 02:47:48 PM PST 24 36385691 ps
T1258 /workspace/coverage/cover_reg_top/5.otp_ctrl_intr_test.255429624 Mar 07 02:47:13 PM PST 24 Mar 07 02:47:14 PM PST 24 39091021 ps
T1259 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_hw_reset.540448064 Mar 07 02:47:04 PM PST 24 Mar 07 02:47:06 PM PST 24 251862995 ps
T1260 /workspace/coverage/cover_reg_top/30.otp_ctrl_intr_test.3359771426 Mar 07 02:47:43 PM PST 24 Mar 07 02:47:44 PM PST 24 43383395 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%