Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
95.07 93.97 96.69 95.73 92.12 97.51 96.26 93.21


Total test records in report: 1317
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html

T1050 /workspace/coverage/default/206.otp_ctrl_init_fail.642753940 Mar 12 02:56:22 PM PDT 24 Mar 12 02:56:27 PM PDT 24 597180350 ps
T1051 /workspace/coverage/default/17.otp_ctrl_parallel_lc_req.488097919 Mar 12 02:53:26 PM PDT 24 Mar 12 02:53:59 PM PDT 24 1340606616 ps
T1052 /workspace/coverage/default/28.otp_ctrl_smoke.827431031 Mar 12 02:53:57 PM PDT 24 Mar 12 02:54:04 PM PDT 24 1992325132 ps
T1053 /workspace/coverage/default/41.otp_ctrl_smoke.1876461592 Mar 12 02:54:38 PM PDT 24 Mar 12 02:55:26 PM PDT 24 7586978800 ps
T1054 /workspace/coverage/default/73.otp_ctrl_parallel_lc_esc.2423512663 Mar 12 02:55:22 PM PDT 24 Mar 12 02:55:26 PM PDT 24 174592139 ps
T1055 /workspace/coverage/default/32.otp_ctrl_dai_errs.1921301363 Mar 12 02:54:14 PM PDT 24 Mar 12 02:54:51 PM PDT 24 4969160391 ps
T1056 /workspace/coverage/default/224.otp_ctrl_init_fail.2090418764 Mar 12 02:56:32 PM PDT 24 Mar 12 02:56:35 PM PDT 24 494758794 ps
T1057 /workspace/coverage/default/24.otp_ctrl_alert_test.1141388655 Mar 12 02:53:48 PM PDT 24 Mar 12 02:53:51 PM PDT 24 134614547 ps
T1058 /workspace/coverage/default/1.otp_ctrl_parallel_lc_esc.3065441138 Mar 12 02:52:39 PM PDT 24 Mar 12 02:52:46 PM PDT 24 722357017 ps
T1059 /workspace/coverage/default/209.otp_ctrl_init_fail.2881927148 Mar 12 02:56:26 PM PDT 24 Mar 12 02:56:30 PM PDT 24 121940857 ps
T1060 /workspace/coverage/default/42.otp_ctrl_parallel_lc_req.1123086802 Mar 12 02:54:43 PM PDT 24 Mar 12 02:55:05 PM PDT 24 1126076342 ps
T1061 /workspace/coverage/default/40.otp_ctrl_smoke.1654297947 Mar 12 02:54:33 PM PDT 24 Mar 12 02:54:42 PM PDT 24 522234354 ps
T1062 /workspace/coverage/default/9.otp_ctrl_stress_all.1048562269 Mar 12 02:53:01 PM PDT 24 Mar 12 02:56:05 PM PDT 24 38037778474 ps
T1063 /workspace/coverage/default/35.otp_ctrl_parallel_key_req.672770840 Mar 12 02:54:17 PM PDT 24 Mar 12 02:54:58 PM PDT 24 2539388807 ps
T1064 /workspace/coverage/default/41.otp_ctrl_stress_all_with_rand_reset.3947506315 Mar 12 02:54:40 PM PDT 24 Mar 12 03:16:32 PM PDT 24 165521716482 ps
T1065 /workspace/coverage/default/47.otp_ctrl_alert_test.4016400495 Mar 12 02:55:05 PM PDT 24 Mar 12 02:55:07 PM PDT 24 108587356 ps
T1066 /workspace/coverage/default/65.otp_ctrl_init_fail.3262248928 Mar 12 02:55:12 PM PDT 24 Mar 12 02:55:16 PM PDT 24 115704300 ps
T106 /workspace/coverage/default/7.otp_ctrl_check_fail.4059741751 Mar 12 02:52:55 PM PDT 24 Mar 12 02:53:15 PM PDT 24 2453050202 ps
T102 /workspace/coverage/default/44.otp_ctrl_check_fail.3712182638 Mar 12 02:54:51 PM PDT 24 Mar 12 02:55:24 PM PDT 24 5027081849 ps
T1067 /workspace/coverage/default/105.otp_ctrl_init_fail.2002085283 Mar 12 02:55:47 PM PDT 24 Mar 12 02:55:50 PM PDT 24 1473764217 ps
T1068 /workspace/coverage/default/171.otp_ctrl_parallel_lc_esc.3750269653 Mar 12 02:56:04 PM PDT 24 Mar 12 02:56:10 PM PDT 24 240863350 ps
T1069 /workspace/coverage/default/20.otp_ctrl_stress_all.4244189745 Mar 12 02:53:36 PM PDT 24 Mar 12 02:58:16 PM PDT 24 24152616522 ps
T1070 /workspace/coverage/default/43.otp_ctrl_parallel_lc_req.3891457833 Mar 12 02:54:41 PM PDT 24 Mar 12 02:54:56 PM PDT 24 1580917968 ps
T1071 /workspace/coverage/default/106.otp_ctrl_init_fail.3303461796 Mar 12 02:55:45 PM PDT 24 Mar 12 02:55:50 PM PDT 24 326552780 ps
T1072 /workspace/coverage/default/114.otp_ctrl_init_fail.79903879 Mar 12 02:55:46 PM PDT 24 Mar 12 02:55:52 PM PDT 24 593854178 ps
T1073 /workspace/coverage/default/49.otp_ctrl_stress_all_with_rand_reset.1279972160 Mar 12 02:55:08 PM PDT 24 Mar 12 03:15:06 PM PDT 24 45081093545 ps
T1074 /workspace/coverage/default/45.otp_ctrl_parallel_lc_esc.727809753 Mar 12 02:54:54 PM PDT 24 Mar 12 02:54:57 PM PDT 24 87593146 ps
T1075 /workspace/coverage/default/113.otp_ctrl_parallel_lc_esc.3606379331 Mar 12 02:55:46 PM PDT 24 Mar 12 02:55:59 PM PDT 24 728525540 ps
T197 /workspace/coverage/default/11.otp_ctrl_stress_all_with_rand_reset.1689698656 Mar 12 02:53:07 PM PDT 24 Mar 12 03:18:34 PM PDT 24 167237688735 ps
T1076 /workspace/coverage/default/131.otp_ctrl_init_fail.3903247698 Mar 12 02:55:57 PM PDT 24 Mar 12 02:56:02 PM PDT 24 229867074 ps
T1077 /workspace/coverage/default/18.otp_ctrl_alert_test.2072235129 Mar 12 02:53:26 PM PDT 24 Mar 12 02:53:27 PM PDT 24 53638473 ps
T1078 /workspace/coverage/default/25.otp_ctrl_parallel_key_req.439074764 Mar 12 02:53:50 PM PDT 24 Mar 12 02:53:56 PM PDT 24 3301961739 ps
T1079 /workspace/coverage/default/32.otp_ctrl_smoke.2246422583 Mar 12 02:54:02 PM PDT 24 Mar 12 02:54:12 PM PDT 24 2632324452 ps
T1080 /workspace/coverage/default/14.otp_ctrl_dai_lock.1506094492 Mar 12 02:53:11 PM PDT 24 Mar 12 02:53:49 PM PDT 24 9778026523 ps
T1081 /workspace/coverage/default/7.otp_ctrl_parallel_lc_req.2727213828 Mar 12 02:53:02 PM PDT 24 Mar 12 02:53:17 PM PDT 24 658200275 ps
T1082 /workspace/coverage/default/10.otp_ctrl_smoke.2737890850 Mar 12 02:53:07 PM PDT 24 Mar 12 02:53:16 PM PDT 24 226374974 ps
T1083 /workspace/coverage/default/40.otp_ctrl_check_fail.3034781099 Mar 12 02:54:31 PM PDT 24 Mar 12 02:55:19 PM PDT 24 7208393956 ps
T1084 /workspace/coverage/default/172.otp_ctrl_parallel_lc_esc.2710072479 Mar 12 02:56:04 PM PDT 24 Mar 12 02:56:10 PM PDT 24 251591148 ps
T1085 /workspace/coverage/default/29.otp_ctrl_dai_errs.2408521247 Mar 12 02:54:09 PM PDT 24 Mar 12 02:54:48 PM PDT 24 1377776380 ps
T1086 /workspace/coverage/default/30.otp_ctrl_dai_errs.3133520982 Mar 12 02:54:05 PM PDT 24 Mar 12 02:54:35 PM PDT 24 3150434886 ps
T1087 /workspace/coverage/default/87.otp_ctrl_init_fail.4130458679 Mar 12 02:55:29 PM PDT 24 Mar 12 02:55:35 PM PDT 24 1812130091 ps
T1088 /workspace/coverage/default/21.otp_ctrl_macro_errs.1051317333 Mar 12 02:53:46 PM PDT 24 Mar 12 02:53:57 PM PDT 24 449104307 ps
T1089 /workspace/coverage/default/60.otp_ctrl_init_fail.2665409459 Mar 12 02:55:12 PM PDT 24 Mar 12 02:55:17 PM PDT 24 153538091 ps
T1090 /workspace/coverage/default/15.otp_ctrl_macro_errs.2573679728 Mar 12 02:53:19 PM PDT 24 Mar 12 02:55:11 PM PDT 24 15395669363 ps
T1091 /workspace/coverage/default/10.otp_ctrl_parallel_key_req.693795031 Mar 12 02:53:08 PM PDT 24 Mar 12 02:53:38 PM PDT 24 3896343345 ps
T1092 /workspace/coverage/default/9.otp_ctrl_smoke.3305912467 Mar 12 02:53:03 PM PDT 24 Mar 12 02:53:13 PM PDT 24 5041032449 ps
T1093 /workspace/coverage/default/8.otp_ctrl_background_chks.2756035502 Mar 12 02:53:09 PM PDT 24 Mar 12 02:53:18 PM PDT 24 793446574 ps
T1094 /workspace/coverage/default/29.otp_ctrl_test_access.4045820431 Mar 12 02:53:57 PM PDT 24 Mar 12 02:54:29 PM PDT 24 2776380086 ps
T1095 /workspace/coverage/default/54.otp_ctrl_init_fail.1273141029 Mar 12 02:55:05 PM PDT 24 Mar 12 02:55:11 PM PDT 24 2643997223 ps
T1096 /workspace/coverage/default/66.otp_ctrl_init_fail.1453031867 Mar 12 02:55:12 PM PDT 24 Mar 12 02:55:19 PM PDT 24 1872646925 ps
T1097 /workspace/coverage/default/7.otp_ctrl_regwen.1659394765 Mar 12 02:52:55 PM PDT 24 Mar 12 02:53:02 PM PDT 24 410931955 ps
T1098 /workspace/coverage/default/46.otp_ctrl_macro_errs.4017807509 Mar 12 02:54:50 PM PDT 24 Mar 12 02:55:16 PM PDT 24 1472943194 ps
T1099 /workspace/coverage/default/27.otp_ctrl_parallel_lc_req.3582903013 Mar 12 02:53:57 PM PDT 24 Mar 12 02:54:20 PM PDT 24 1402439765 ps
T1100 /workspace/coverage/default/14.otp_ctrl_stress_all_with_rand_reset.434214651 Mar 12 02:53:21 PM PDT 24 Mar 12 03:26:40 PM PDT 24 351960255380 ps
T1101 /workspace/coverage/default/17.otp_ctrl_dai_errs.2779227392 Mar 12 02:53:26 PM PDT 24 Mar 12 02:53:46 PM PDT 24 394500102 ps
T1102 /workspace/coverage/default/180.otp_ctrl_parallel_lc_esc.2551126701 Mar 12 02:56:12 PM PDT 24 Mar 12 02:56:23 PM PDT 24 4765864191 ps
T1103 /workspace/coverage/default/30.otp_ctrl_init_fail.4179648468 Mar 12 02:54:03 PM PDT 24 Mar 12 02:54:07 PM PDT 24 1837628925 ps
T1104 /workspace/coverage/default/77.otp_ctrl_init_fail.122000472 Mar 12 02:55:24 PM PDT 24 Mar 12 02:55:28 PM PDT 24 1495701419 ps
T1105 /workspace/coverage/default/207.otp_ctrl_init_fail.3187716220 Mar 12 02:56:22 PM PDT 24 Mar 12 02:56:26 PM PDT 24 131531379 ps
T1106 /workspace/coverage/default/9.otp_ctrl_init_fail.2050958238 Mar 12 02:52:59 PM PDT 24 Mar 12 02:53:05 PM PDT 24 343359051 ps
T1107 /workspace/coverage/default/195.otp_ctrl_init_fail.1787644929 Mar 12 02:56:24 PM PDT 24 Mar 12 02:56:29 PM PDT 24 537394894 ps
T1108 /workspace/coverage/default/11.otp_ctrl_smoke.378839821 Mar 12 02:53:05 PM PDT 24 Mar 12 02:53:19 PM PDT 24 4437652159 ps
T1109 /workspace/coverage/default/8.otp_ctrl_dai_lock.117990922 Mar 12 02:53:08 PM PDT 24 Mar 12 02:53:27 PM PDT 24 583349823 ps
T1110 /workspace/coverage/default/273.otp_ctrl_init_fail.4176718754 Mar 12 02:57:10 PM PDT 24 Mar 12 02:57:14 PM PDT 24 175010774 ps
T216 /workspace/coverage/default/3.otp_ctrl_sec_cm.2291787272 Mar 12 02:52:46 PM PDT 24 Mar 12 02:58:18 PM PDT 24 154587494185 ps
T1111 /workspace/coverage/default/97.otp_ctrl_stress_all_with_rand_reset.2689427688 Mar 12 02:55:33 PM PDT 24 Mar 12 03:13:06 PM PDT 24 77900176138 ps
T1112 /workspace/coverage/default/82.otp_ctrl_init_fail.1520280811 Mar 12 02:55:35 PM PDT 24 Mar 12 02:55:42 PM PDT 24 1757575573 ps
T1113 /workspace/coverage/default/278.otp_ctrl_init_fail.167757896 Mar 12 02:56:46 PM PDT 24 Mar 12 02:56:51 PM PDT 24 419893598 ps
T1114 /workspace/coverage/default/24.otp_ctrl_parallel_lc_req.3122070634 Mar 12 02:53:51 PM PDT 24 Mar 12 02:54:20 PM PDT 24 2937094464 ps
T1115 /workspace/coverage/default/66.otp_ctrl_stress_all_with_rand_reset.653124368 Mar 12 02:55:12 PM PDT 24 Mar 12 03:02:15 PM PDT 24 224027253233 ps
T1116 /workspace/coverage/default/32.otp_ctrl_parallel_lc_esc.1433299747 Mar 12 02:54:13 PM PDT 24 Mar 12 02:54:21 PM PDT 24 1090905727 ps
T1117 /workspace/coverage/default/12.otp_ctrl_parallel_lc_req.2830062399 Mar 12 02:53:07 PM PDT 24 Mar 12 02:53:19 PM PDT 24 4740487080 ps
T1118 /workspace/coverage/default/253.otp_ctrl_init_fail.1886203810 Mar 12 02:56:35 PM PDT 24 Mar 12 02:56:41 PM PDT 24 120728066 ps
T1119 /workspace/coverage/default/19.otp_ctrl_smoke.1248126045 Mar 12 02:53:35 PM PDT 24 Mar 12 02:53:45 PM PDT 24 973215286 ps
T125 /workspace/coverage/default/90.otp_ctrl_init_fail.3833810 Mar 12 02:55:27 PM PDT 24 Mar 12 02:55:34 PM PDT 24 1802691383 ps
T1120 /workspace/coverage/default/127.otp_ctrl_init_fail.3452328186 Mar 12 02:56:00 PM PDT 24 Mar 12 02:56:05 PM PDT 24 189292567 ps
T1121 /workspace/coverage/default/4.otp_ctrl_dai_errs.2832487992 Mar 12 02:52:52 PM PDT 24 Mar 12 02:53:22 PM PDT 24 3307366553 ps
T1122 /workspace/coverage/default/36.otp_ctrl_stress_all_with_rand_reset.3714159932 Mar 12 02:54:25 PM PDT 24 Mar 12 03:02:14 PM PDT 24 18039501269 ps
T1123 /workspace/coverage/default/46.otp_ctrl_test_access.3412149900 Mar 12 02:54:51 PM PDT 24 Mar 12 02:55:08 PM PDT 24 1941898725 ps
T1124 /workspace/coverage/default/248.otp_ctrl_init_fail.2541355870 Mar 12 02:56:31 PM PDT 24 Mar 12 02:56:35 PM PDT 24 126713937 ps
T1125 /workspace/coverage/default/36.otp_ctrl_check_fail.4225986949 Mar 12 02:54:28 PM PDT 24 Mar 12 02:54:46 PM PDT 24 812753761 ps
T1126 /workspace/coverage/default/39.otp_ctrl_test_access.3715649510 Mar 12 02:54:32 PM PDT 24 Mar 12 02:55:00 PM PDT 24 1724274281 ps
T1127 /workspace/coverage/default/0.otp_ctrl_init_fail.3237238883 Mar 12 02:52:42 PM PDT 24 Mar 12 02:52:47 PM PDT 24 324480674 ps
T1128 /workspace/coverage/default/48.otp_ctrl_dai_errs.2305635720 Mar 12 02:55:05 PM PDT 24 Mar 12 02:55:53 PM PDT 24 1606184426 ps
T1129 /workspace/coverage/default/119.otp_ctrl_parallel_lc_esc.3718390590 Mar 12 02:55:45 PM PDT 24 Mar 12 02:55:59 PM PDT 24 995165314 ps
T1130 /workspace/coverage/default/34.otp_ctrl_dai_lock.1265742132 Mar 12 02:54:20 PM PDT 24 Mar 12 02:54:29 PM PDT 24 458717306 ps
T1131 /workspace/coverage/default/6.otp_ctrl_parallel_lc_esc.4044018812 Mar 12 02:52:53 PM PDT 24 Mar 12 02:52:59 PM PDT 24 171148028 ps
T1132 /workspace/coverage/default/20.otp_ctrl_macro_errs.3423126770 Mar 12 02:53:35 PM PDT 24 Mar 12 02:53:52 PM PDT 24 870895263 ps
T1133 /workspace/coverage/default/236.otp_ctrl_init_fail.2512824710 Mar 12 02:56:33 PM PDT 24 Mar 12 02:56:39 PM PDT 24 1823654677 ps
T1134 /workspace/coverage/default/258.otp_ctrl_init_fail.2984265408 Mar 12 02:56:34 PM PDT 24 Mar 12 02:56:38 PM PDT 24 228931395 ps
T1135 /workspace/coverage/default/32.otp_ctrl_test_access.3998277155 Mar 12 02:54:15 PM PDT 24 Mar 12 02:54:49 PM PDT 24 15917537990 ps
T1136 /workspace/coverage/default/21.otp_ctrl_smoke.4115312779 Mar 12 02:53:32 PM PDT 24 Mar 12 02:53:36 PM PDT 24 552160817 ps
T1137 /workspace/coverage/default/27.otp_ctrl_dai_lock.1011427588 Mar 12 02:53:53 PM PDT 24 Mar 12 02:54:14 PM PDT 24 835898256 ps
T1138 /workspace/coverage/default/71.otp_ctrl_init_fail.1390094612 Mar 12 02:55:18 PM PDT 24 Mar 12 02:55:24 PM PDT 24 1797183980 ps
T1139 /workspace/coverage/default/47.otp_ctrl_stress_all.4275354687 Mar 12 02:55:03 PM PDT 24 Mar 12 02:57:25 PM PDT 24 15816313689 ps
T1140 /workspace/coverage/default/30.otp_ctrl_alert_test.2972335398 Mar 12 02:54:02 PM PDT 24 Mar 12 02:54:04 PM PDT 24 153345543 ps
T1141 /workspace/coverage/default/286.otp_ctrl_init_fail.3431362107 Mar 12 02:56:43 PM PDT 24 Mar 12 02:56:47 PM PDT 24 432431252 ps
T1142 /workspace/coverage/default/40.otp_ctrl_alert_test.3176198364 Mar 12 02:54:34 PM PDT 24 Mar 12 02:54:38 PM PDT 24 918594769 ps
T1143 /workspace/coverage/default/15.otp_ctrl_parallel_lc_esc.23924313 Mar 12 02:53:21 PM PDT 24 Mar 12 02:53:44 PM PDT 24 2495108533 ps
T1144 /workspace/coverage/default/61.otp_ctrl_parallel_lc_esc.3937875233 Mar 12 02:55:11 PM PDT 24 Mar 12 02:55:19 PM PDT 24 479743165 ps
T1145 /workspace/coverage/default/28.otp_ctrl_macro_errs.1133158050 Mar 12 02:53:57 PM PDT 24 Mar 12 02:54:03 PM PDT 24 528988421 ps
T1146 /workspace/coverage/default/10.otp_ctrl_alert_test.3946122106 Mar 12 02:53:05 PM PDT 24 Mar 12 02:53:07 PM PDT 24 43611799 ps
T1147 /workspace/coverage/default/14.otp_ctrl_test_access.714932760 Mar 12 02:53:13 PM PDT 24 Mar 12 02:53:35 PM PDT 24 3414703973 ps
T1148 /workspace/coverage/default/260.otp_ctrl_init_fail.4178213641 Mar 12 02:56:30 PM PDT 24 Mar 12 02:56:34 PM PDT 24 274977936 ps
T1149 /workspace/coverage/default/72.otp_ctrl_init_fail.3114721238 Mar 12 02:55:20 PM PDT 24 Mar 12 02:55:26 PM PDT 24 2339117939 ps
T1150 /workspace/coverage/default/26.otp_ctrl_stress_all.1586733635 Mar 12 02:53:57 PM PDT 24 Mar 12 02:57:39 PM PDT 24 107857764172 ps
T1151 /workspace/coverage/default/133.otp_ctrl_parallel_lc_esc.4205635470 Mar 12 02:55:55 PM PDT 24 Mar 12 02:56:22 PM PDT 24 7922060343 ps
T1152 /workspace/coverage/default/85.otp_ctrl_parallel_lc_esc.1788141489 Mar 12 02:55:30 PM PDT 24 Mar 12 02:55:47 PM PDT 24 3863881575 ps
T1153 /workspace/coverage/default/96.otp_ctrl_stress_all_with_rand_reset.4168713833 Mar 12 02:55:36 PM PDT 24 Mar 12 03:36:07 PM PDT 24 213905233872 ps
T1154 /workspace/coverage/default/47.otp_ctrl_dai_errs.1732706492 Mar 12 02:56:04 PM PDT 24 Mar 12 02:56:30 PM PDT 24 14997825045 ps
T1155 /workspace/coverage/default/19.otp_ctrl_parallel_key_req.3124184048 Mar 12 02:53:36 PM PDT 24 Mar 12 02:54:10 PM PDT 24 1252395900 ps
T1156 /workspace/coverage/default/12.otp_ctrl_test_access.1457419244 Mar 12 02:53:13 PM PDT 24 Mar 12 02:53:20 PM PDT 24 2787312530 ps
T1157 /workspace/coverage/default/22.otp_ctrl_alert_test.3162143736 Mar 12 02:53:42 PM PDT 24 Mar 12 02:53:45 PM PDT 24 761317827 ps
T1158 /workspace/coverage/default/227.otp_ctrl_init_fail.3116973862 Mar 12 02:56:29 PM PDT 24 Mar 12 02:56:34 PM PDT 24 1581961261 ps
T1159 /workspace/coverage/default/190.otp_ctrl_parallel_lc_esc.2723019082 Mar 12 02:56:10 PM PDT 24 Mar 12 02:56:17 PM PDT 24 325937753 ps
T1160 /workspace/coverage/default/28.otp_ctrl_regwen.2107709979 Mar 12 02:53:57 PM PDT 24 Mar 12 02:54:02 PM PDT 24 307496088 ps
T1161 /workspace/coverage/default/45.otp_ctrl_alert_test.3315236107 Mar 12 02:54:52 PM PDT 24 Mar 12 02:54:54 PM PDT 24 606098763 ps
T1162 /workspace/coverage/default/141.otp_ctrl_parallel_lc_esc.4076461625 Mar 12 02:56:01 PM PDT 24 Mar 12 02:56:08 PM PDT 24 251428825 ps
T1163 /workspace/coverage/default/49.otp_ctrl_macro_errs.665706193 Mar 12 02:54:57 PM PDT 24 Mar 12 02:55:36 PM PDT 24 16613115196 ps
T1164 /workspace/coverage/default/1.otp_ctrl_stress_all.110973985 Mar 12 02:52:37 PM PDT 24 Mar 12 02:55:04 PM PDT 24 17957325118 ps
T1165 /workspace/coverage/default/13.otp_ctrl_regwen.1469345559 Mar 12 02:53:13 PM PDT 24 Mar 12 02:53:19 PM PDT 24 171118361 ps
T1166 /workspace/coverage/default/233.otp_ctrl_init_fail.586066866 Mar 12 02:56:29 PM PDT 24 Mar 12 02:56:33 PM PDT 24 318841413 ps
T1167 /workspace/coverage/default/133.otp_ctrl_init_fail.4074983316 Mar 12 02:55:59 PM PDT 24 Mar 12 02:56:04 PM PDT 24 2006344821 ps
T1168 /workspace/coverage/default/35.otp_ctrl_smoke.2397656395 Mar 12 02:54:20 PM PDT 24 Mar 12 02:54:32 PM PDT 24 5808160592 ps
T1169 /workspace/coverage/default/31.otp_ctrl_parallel_key_req.3577114060 Mar 12 02:54:22 PM PDT 24 Mar 12 02:54:45 PM PDT 24 2299515695 ps
T1170 /workspace/coverage/default/22.otp_ctrl_init_fail.1975325954 Mar 12 02:53:39 PM PDT 24 Mar 12 02:53:45 PM PDT 24 554628891 ps
T1171 /workspace/coverage/default/35.otp_ctrl_test_access.2691077601 Mar 12 02:54:20 PM PDT 24 Mar 12 02:54:37 PM PDT 24 1244310271 ps
T1172 /workspace/coverage/default/78.otp_ctrl_init_fail.2926588038 Mar 12 02:55:23 PM PDT 24 Mar 12 02:55:27 PM PDT 24 144179123 ps
T64 /workspace/coverage/default/251.otp_ctrl_init_fail.823443765 Mar 12 02:56:31 PM PDT 24 Mar 12 02:56:35 PM PDT 24 101027525 ps
T1173 /workspace/coverage/default/18.otp_ctrl_test_access.2811550634 Mar 12 02:53:27 PM PDT 24 Mar 12 02:53:55 PM PDT 24 2549440968 ps
T1174 /workspace/coverage/default/287.otp_ctrl_init_fail.446703212 Mar 12 02:56:43 PM PDT 24 Mar 12 02:56:48 PM PDT 24 118986484 ps
T1175 /workspace/coverage/default/47.otp_ctrl_regwen.1902275650 Mar 12 02:55:02 PM PDT 24 Mar 12 02:55:12 PM PDT 24 427042293 ps
T1176 /workspace/coverage/default/23.otp_ctrl_parallel_lc_esc.3006683359 Mar 12 02:53:50 PM PDT 24 Mar 12 02:53:56 PM PDT 24 270625868 ps
T1177 /workspace/coverage/default/35.otp_ctrl_parallel_lc_req.2932928214 Mar 12 02:54:16 PM PDT 24 Mar 12 02:54:29 PM PDT 24 385363868 ps
T1178 /workspace/coverage/default/181.otp_ctrl_parallel_lc_esc.2367644709 Mar 12 02:56:18 PM PDT 24 Mar 12 02:56:30 PM PDT 24 285160887 ps
T1179 /workspace/coverage/default/161.otp_ctrl_init_fail.1236988919 Mar 12 02:56:04 PM PDT 24 Mar 12 02:56:09 PM PDT 24 534044973 ps
T1180 /workspace/coverage/default/31.otp_ctrl_parallel_lc_req.2984704817 Mar 12 02:54:04 PM PDT 24 Mar 12 02:54:12 PM PDT 24 387543212 ps
T1181 /workspace/coverage/default/48.otp_ctrl_smoke.3721860942 Mar 12 02:55:01 PM PDT 24 Mar 12 02:55:10 PM PDT 24 243686550 ps
T1182 /workspace/coverage/default/0.otp_ctrl_background_chks.1057569608 Mar 12 02:52:41 PM PDT 24 Mar 12 02:53:24 PM PDT 24 5116220085 ps
T1183 /workspace/coverage/default/86.otp_ctrl_init_fail.1707657633 Mar 12 02:55:27 PM PDT 24 Mar 12 02:55:30 PM PDT 24 161465477 ps
T1184 /workspace/coverage/default/52.otp_ctrl_stress_all_with_rand_reset.4081689532 Mar 12 02:55:03 PM PDT 24 Mar 12 03:30:56 PM PDT 24 282295144594 ps
T1185 /workspace/coverage/default/299.otp_ctrl_init_fail.770380818 Mar 12 02:56:52 PM PDT 24 Mar 12 02:56:56 PM PDT 24 143528740 ps
T1186 /workspace/coverage/cover_reg_top/45.otp_ctrl_intr_test.1470878117 Mar 12 03:12:10 PM PDT 24 Mar 12 03:12:12 PM PDT 24 553137013 ps
T249 /workspace/coverage/cover_reg_top/18.otp_ctrl_same_csr_outstanding.2401339903 Mar 12 03:11:57 PM PDT 24 Mar 12 03:12:01 PM PDT 24 166235614 ps
T246 /workspace/coverage/cover_reg_top/17.otp_ctrl_same_csr_outstanding.2924648456 Mar 12 03:11:54 PM PDT 24 Mar 12 03:11:58 PM PDT 24 221267377 ps
T243 /workspace/coverage/cover_reg_top/1.otp_ctrl_tl_intg_err.2354975898 Mar 12 03:11:06 PM PDT 24 Mar 12 03:11:16 PM PDT 24 666128437 ps
T247 /workspace/coverage/cover_reg_top/19.otp_ctrl_csr_mem_rw_with_rand_reset.4083160669 Mar 12 03:11:55 PM PDT 24 Mar 12 03:11:58 PM PDT 24 215921775 ps
T248 /workspace/coverage/cover_reg_top/11.otp_ctrl_csr_rw.4215807971 Mar 12 03:11:30 PM PDT 24 Mar 12 03:11:32 PM PDT 24 627879699 ps
T1187 /workspace/coverage/cover_reg_top/37.otp_ctrl_intr_test.1013824076 Mar 12 03:12:17 PM PDT 24 Mar 12 03:12:18 PM PDT 24 134650584 ps
T1188 /workspace/coverage/cover_reg_top/24.otp_ctrl_intr_test.1607773708 Mar 12 03:11:59 PM PDT 24 Mar 12 03:12:01 PM PDT 24 535161030 ps
T356 /workspace/coverage/cover_reg_top/14.otp_ctrl_csr_mem_rw_with_rand_reset.2309142091 Mar 12 03:11:58 PM PDT 24 Mar 12 03:12:03 PM PDT 24 415753553 ps
T296 /workspace/coverage/cover_reg_top/6.otp_ctrl_same_csr_outstanding.3701491595 Mar 12 03:11:32 PM PDT 24 Mar 12 03:11:35 PM PDT 24 91655349 ps
T244 /workspace/coverage/cover_reg_top/8.otp_ctrl_tl_intg_err.3375567399 Mar 12 03:11:35 PM PDT 24 Mar 12 03:11:46 PM PDT 24 2368271257 ps
T1189 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_mem_rw_with_rand_reset.2503551900 Mar 12 03:11:07 PM PDT 24 Mar 12 03:11:11 PM PDT 24 247467008 ps
T1190 /workspace/coverage/cover_reg_top/3.otp_ctrl_tl_errors.3954372012 Mar 12 03:11:16 PM PDT 24 Mar 12 03:11:23 PM PDT 24 181084758 ps
T1191 /workspace/coverage/cover_reg_top/0.otp_ctrl_intr_test.991982453 Mar 12 03:11:01 PM PDT 24 Mar 12 03:11:02 PM PDT 24 110950491 ps
T245 /workspace/coverage/cover_reg_top/10.otp_ctrl_tl_intg_err.825017116 Mar 12 03:11:34 PM PDT 24 Mar 12 03:11:56 PM PDT 24 5040181894 ps
T1192 /workspace/coverage/cover_reg_top/10.otp_ctrl_intr_test.1661344568 Mar 12 03:11:30 PM PDT 24 Mar 12 03:11:31 PM PDT 24 144153283 ps
T1193 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_hw_reset.3856034566 Mar 12 03:11:02 PM PDT 24 Mar 12 03:11:05 PM PDT 24 1046343333 ps
T273 /workspace/coverage/cover_reg_top/6.otp_ctrl_csr_rw.2678841122 Mar 12 03:11:32 PM PDT 24 Mar 12 03:11:34 PM PDT 24 169352468 ps
T297 /workspace/coverage/cover_reg_top/13.otp_ctrl_same_csr_outstanding.2089532820 Mar 12 03:11:57 PM PDT 24 Mar 12 03:12:02 PM PDT 24 543984986 ps
T274 /workspace/coverage/cover_reg_top/14.otp_ctrl_csr_rw.707499246 Mar 12 03:11:57 PM PDT 24 Mar 12 03:12:00 PM PDT 24 666791769 ps
T304 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_aliasing.282153111 Mar 12 03:11:15 PM PDT 24 Mar 12 03:11:21 PM PDT 24 321437621 ps
T1194 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_hw_reset.2153522491 Mar 12 03:11:20 PM PDT 24 Mar 12 03:11:23 PM PDT 24 976867957 ps
T1195 /workspace/coverage/cover_reg_top/19.otp_ctrl_intr_test.1304280581 Mar 12 03:11:55 PM PDT 24 Mar 12 03:11:57 PM PDT 24 50232923 ps
T1196 /workspace/coverage/cover_reg_top/4.otp_ctrl_tl_errors.2333550654 Mar 12 03:11:16 PM PDT 24 Mar 12 03:11:21 PM PDT 24 124000145 ps
T275 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_rw.706876895 Mar 12 03:11:16 PM PDT 24 Mar 12 03:11:18 PM PDT 24 47430099 ps
T305 /workspace/coverage/cover_reg_top/18.otp_ctrl_csr_rw.3074905865 Mar 12 03:11:54 PM PDT 24 Mar 12 03:11:56 PM PDT 24 91452896 ps
T250 /workspace/coverage/cover_reg_top/18.otp_ctrl_tl_intg_err.3870598286 Mar 12 03:11:54 PM PDT 24 Mar 12 03:12:37 PM PDT 24 20208432582 ps
T1197 /workspace/coverage/cover_reg_top/1.otp_ctrl_intr_test.304370461 Mar 12 03:11:06 PM PDT 24 Mar 12 03:11:07 PM PDT 24 76654057 ps
T334 /workspace/coverage/cover_reg_top/16.otp_ctrl_tl_intg_err.2882989939 Mar 12 03:11:54 PM PDT 24 Mar 12 03:12:23 PM PDT 24 18982965123 ps
T1198 /workspace/coverage/cover_reg_top/18.otp_ctrl_tl_errors.3594549461 Mar 12 03:11:56 PM PDT 24 Mar 12 03:12:02 PM PDT 24 231164874 ps
T1199 /workspace/coverage/cover_reg_top/16.otp_ctrl_csr_mem_rw_with_rand_reset.3180107932 Mar 12 03:11:56 PM PDT 24 Mar 12 03:12:00 PM PDT 24 204913437 ps
T298 /workspace/coverage/cover_reg_top/0.otp_ctrl_same_csr_outstanding.3244284069 Mar 12 03:11:04 PM PDT 24 Mar 12 03:11:06 PM PDT 24 1023614440 ps
T1200 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_aliasing.2144632456 Mar 12 03:11:16 PM PDT 24 Mar 12 03:11:23 PM PDT 24 410574833 ps
T1201 /workspace/coverage/cover_reg_top/2.otp_ctrl_mem_partial_access.528652432 Mar 12 03:11:15 PM PDT 24 Mar 12 03:11:17 PM PDT 24 141926672 ps
T1202 /workspace/coverage/cover_reg_top/14.otp_ctrl_intr_test.3935235121 Mar 12 03:11:54 PM PDT 24 Mar 12 03:11:56 PM PDT 24 39020156 ps
T340 /workspace/coverage/cover_reg_top/2.otp_ctrl_tl_intg_err.1788959058 Mar 12 03:11:07 PM PDT 24 Mar 12 03:11:16 PM PDT 24 2714506629 ps
T1203 /workspace/coverage/cover_reg_top/17.otp_ctrl_tl_errors.3571642402 Mar 12 03:11:54 PM PDT 24 Mar 12 03:11:59 PM PDT 24 412311801 ps
T299 /workspace/coverage/cover_reg_top/5.otp_ctrl_same_csr_outstanding.2046340553 Mar 12 03:11:31 PM PDT 24 Mar 12 03:11:34 PM PDT 24 211756862 ps
T1204 /workspace/coverage/cover_reg_top/17.otp_ctrl_csr_mem_rw_with_rand_reset.2348658962 Mar 12 03:11:55 PM PDT 24 Mar 12 03:11:59 PM PDT 24 211044073 ps
T1205 /workspace/coverage/cover_reg_top/2.otp_ctrl_tl_errors.4077234004 Mar 12 03:11:04 PM PDT 24 Mar 12 03:11:08 PM PDT 24 365467986 ps
T1206 /workspace/coverage/cover_reg_top/10.otp_ctrl_csr_mem_rw_with_rand_reset.3958344071 Mar 12 03:11:35 PM PDT 24 Mar 12 03:11:38 PM PDT 24 203765059 ps
T276 /workspace/coverage/cover_reg_top/8.otp_ctrl_csr_rw.662841994 Mar 12 03:11:34 PM PDT 24 Mar 12 03:11:36 PM PDT 24 40234710 ps
T1207 /workspace/coverage/cover_reg_top/25.otp_ctrl_intr_test.2767229142 Mar 12 03:11:51 PM PDT 24 Mar 12 03:11:54 PM PDT 24 82139936 ps
T1208 /workspace/coverage/cover_reg_top/30.otp_ctrl_intr_test.3503761547 Mar 12 03:11:58 PM PDT 24 Mar 12 03:12:00 PM PDT 24 523259274 ps
T335 /workspace/coverage/cover_reg_top/13.otp_ctrl_tl_intg_err.4186458373 Mar 12 03:11:28 PM PDT 24 Mar 12 03:12:18 PM PDT 24 20279077627 ps
T1209 /workspace/coverage/cover_reg_top/40.otp_ctrl_intr_test.673695928 Mar 12 03:12:10 PM PDT 24 Mar 12 03:12:12 PM PDT 24 44072457 ps
T1210 /workspace/coverage/cover_reg_top/7.otp_ctrl_intr_test.157034706 Mar 12 03:11:31 PM PDT 24 Mar 12 03:11:32 PM PDT 24 42162012 ps
T1211 /workspace/coverage/cover_reg_top/49.otp_ctrl_intr_test.1018274494 Mar 12 03:12:11 PM PDT 24 Mar 12 03:12:13 PM PDT 24 113521626 ps
T1212 /workspace/coverage/cover_reg_top/13.otp_ctrl_tl_errors.4091295956 Mar 12 03:11:32 PM PDT 24 Mar 12 03:11:37 PM PDT 24 477387764 ps
T1213 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_bit_bash.3730078687 Mar 12 03:11:19 PM PDT 24 Mar 12 03:11:25 PM PDT 24 252114366 ps
T1214 /workspace/coverage/cover_reg_top/7.otp_ctrl_tl_errors.3820928336 Mar 12 03:11:32 PM PDT 24 Mar 12 03:11:37 PM PDT 24 267878037 ps
T1215 /workspace/coverage/cover_reg_top/15.otp_ctrl_intr_test.1633962299 Mar 12 03:11:56 PM PDT 24 Mar 12 03:11:58 PM PDT 24 71219066 ps
T1216 /workspace/coverage/cover_reg_top/9.otp_ctrl_intr_test.1459049906 Mar 12 03:11:30 PM PDT 24 Mar 12 03:11:32 PM PDT 24 81018271 ps
T300 /workspace/coverage/cover_reg_top/16.otp_ctrl_same_csr_outstanding.603200047 Mar 12 03:11:53 PM PDT 24 Mar 12 03:11:56 PM PDT 24 75559357 ps
T1217 /workspace/coverage/cover_reg_top/12.otp_ctrl_csr_mem_rw_with_rand_reset.4204990131 Mar 12 03:11:33 PM PDT 24 Mar 12 03:11:36 PM PDT 24 270170613 ps
T336 /workspace/coverage/cover_reg_top/0.otp_ctrl_tl_intg_err.2103033488 Mar 12 03:11:01 PM PDT 24 Mar 12 03:11:42 PM PDT 24 18932132677 ps
T1218 /workspace/coverage/cover_reg_top/43.otp_ctrl_intr_test.3120654434 Mar 12 03:12:10 PM PDT 24 Mar 12 03:12:12 PM PDT 24 129393565 ps
T301 /workspace/coverage/cover_reg_top/3.otp_ctrl_same_csr_outstanding.742446040 Mar 12 03:11:14 PM PDT 24 Mar 12 03:11:17 PM PDT 24 71232821 ps
T1219 /workspace/coverage/cover_reg_top/16.otp_ctrl_tl_errors.2691203237 Mar 12 03:11:55 PM PDT 24 Mar 12 03:12:03 PM PDT 24 605999099 ps
T1220 /workspace/coverage/cover_reg_top/11.otp_ctrl_tl_errors.2758586310 Mar 12 03:11:31 PM PDT 24 Mar 12 03:11:37 PM PDT 24 646397584 ps
T1221 /workspace/coverage/cover_reg_top/31.otp_ctrl_intr_test.906857211 Mar 12 03:11:56 PM PDT 24 Mar 12 03:11:57 PM PDT 24 52685110 ps
T1222 /workspace/coverage/cover_reg_top/34.otp_ctrl_intr_test.2728693510 Mar 12 03:11:56 PM PDT 24 Mar 12 03:11:57 PM PDT 24 39250211 ps
T1223 /workspace/coverage/cover_reg_top/42.otp_ctrl_intr_test.2037713472 Mar 12 03:12:10 PM PDT 24 Mar 12 03:12:11 PM PDT 24 41974579 ps
T1224 /workspace/coverage/cover_reg_top/4.otp_ctrl_mem_walk.1941596988 Mar 12 03:11:18 PM PDT 24 Mar 12 03:11:20 PM PDT 24 68582392 ps
T339 /workspace/coverage/cover_reg_top/5.otp_ctrl_tl_intg_err.199686884 Mar 12 03:11:15 PM PDT 24 Mar 12 03:11:34 PM PDT 24 1340997883 ps
T1225 /workspace/coverage/cover_reg_top/5.otp_ctrl_csr_rw.3287645594 Mar 12 03:11:17 PM PDT 24 Mar 12 03:11:19 PM PDT 24 525430115 ps
T1226 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_bit_bash.4196034069 Mar 12 03:11:15 PM PDT 24 Mar 12 03:11:19 PM PDT 24 81205879 ps
T1227 /workspace/coverage/cover_reg_top/9.otp_ctrl_tl_errors.3524265631 Mar 12 03:11:30 PM PDT 24 Mar 12 03:11:37 PM PDT 24 278986421 ps
T1228 /workspace/coverage/cover_reg_top/3.otp_ctrl_tl_intg_err.1107300295 Mar 12 03:11:16 PM PDT 24 Mar 12 03:11:27 PM PDT 24 2596139212 ps
T1229 /workspace/coverage/cover_reg_top/12.otp_ctrl_intr_test.2376055445 Mar 12 03:11:33 PM PDT 24 Mar 12 03:11:34 PM PDT 24 108927792 ps
T1230 /workspace/coverage/cover_reg_top/2.otp_ctrl_intr_test.3233855208 Mar 12 03:11:03 PM PDT 24 Mar 12 03:11:05 PM PDT 24 149044962 ps
T1231 /workspace/coverage/cover_reg_top/3.otp_ctrl_mem_partial_access.2157340460 Mar 12 03:11:16 PM PDT 24 Mar 12 03:11:17 PM PDT 24 500242212 ps
T1232 /workspace/coverage/cover_reg_top/3.otp_ctrl_mem_walk.1029437428 Mar 12 03:11:16 PM PDT 24 Mar 12 03:11:17 PM PDT 24 58784900 ps
T1233 /workspace/coverage/cover_reg_top/0.otp_ctrl_mem_walk.904167373 Mar 12 03:11:05 PM PDT 24 Mar 12 03:11:07 PM PDT 24 60679126 ps
T1234 /workspace/coverage/cover_reg_top/36.otp_ctrl_intr_test.2119155639 Mar 12 03:12:10 PM PDT 24 Mar 12 03:12:12 PM PDT 24 54847986 ps
T1235 /workspace/coverage/cover_reg_top/48.otp_ctrl_intr_test.2690452343 Mar 12 03:12:09 PM PDT 24 Mar 12 03:12:12 PM PDT 24 89489356 ps
T1236 /workspace/coverage/cover_reg_top/13.otp_ctrl_csr_mem_rw_with_rand_reset.2205460733 Mar 12 03:11:53 PM PDT 24 Mar 12 03:11:57 PM PDT 24 274615032 ps
T277 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_rw.2491030527 Mar 12 03:11:19 PM PDT 24 Mar 12 03:11:21 PM PDT 24 673199129 ps
T1237 /workspace/coverage/cover_reg_top/16.otp_ctrl_csr_rw.2894120736 Mar 12 03:11:55 PM PDT 24 Mar 12 03:11:57 PM PDT 24 43765487 ps
T343 /workspace/coverage/cover_reg_top/6.otp_ctrl_tl_intg_err.3314129244 Mar 12 03:11:30 PM PDT 24 Mar 12 03:11:49 PM PDT 24 2974935108 ps
T1238 /workspace/coverage/cover_reg_top/5.otp_ctrl_tl_errors.1542091520 Mar 12 03:11:16 PM PDT 24 Mar 12 03:11:23 PM PDT 24 1185414101 ps
T1239 /workspace/coverage/cover_reg_top/14.otp_ctrl_same_csr_outstanding.1308741360 Mar 12 03:11:54 PM PDT 24 Mar 12 03:11:58 PM PDT 24 193001894 ps
T1240 /workspace/coverage/cover_reg_top/16.otp_ctrl_intr_test.2709187842 Mar 12 03:11:56 PM PDT 24 Mar 12 03:11:59 PM PDT 24 563933245 ps
T1241 /workspace/coverage/cover_reg_top/0.otp_ctrl_mem_partial_access.1232111538 Mar 12 03:11:04 PM PDT 24 Mar 12 03:11:05 PM PDT 24 50473254 ps
T1242 /workspace/coverage/cover_reg_top/8.otp_ctrl_intr_test.2796652272 Mar 12 03:11:32 PM PDT 24 Mar 12 03:11:34 PM PDT 24 43668782 ps
T1243 /workspace/coverage/cover_reg_top/13.otp_ctrl_csr_rw.3958382037 Mar 12 03:11:56 PM PDT 24 Mar 12 03:11:59 PM PDT 24 622097331 ps
T1244 /workspace/coverage/cover_reg_top/4.otp_ctrl_mem_partial_access.2758647733 Mar 12 03:11:19 PM PDT 24 Mar 12 03:11:20 PM PDT 24 37684235 ps
T1245 /workspace/coverage/cover_reg_top/4.otp_ctrl_same_csr_outstanding.1674295330 Mar 12 03:11:13 PM PDT 24 Mar 12 03:11:15 PM PDT 24 142986649 ps
T1246 /workspace/coverage/cover_reg_top/1.otp_ctrl_tl_errors.696669006 Mar 12 03:11:07 PM PDT 24 Mar 12 03:11:13 PM PDT 24 144057141 ps
T1247 /workspace/coverage/cover_reg_top/38.otp_ctrl_intr_test.2368490525 Mar 12 03:12:11 PM PDT 24 Mar 12 03:12:13 PM PDT 24 75245349 ps
T1248 /workspace/coverage/cover_reg_top/19.otp_ctrl_tl_errors.2340177720 Mar 12 03:11:56 PM PDT 24 Mar 12 03:12:03 PM PDT 24 2184501522 ps
T1249 /workspace/coverage/cover_reg_top/5.otp_ctrl_intr_test.108854422 Mar 12 03:11:14 PM PDT 24 Mar 12 03:11:15 PM PDT 24 146961299 ps
T1250 /workspace/coverage/cover_reg_top/22.otp_ctrl_intr_test.1117418385 Mar 12 03:11:54 PM PDT 24 Mar 12 03:11:56 PM PDT 24 44580431 ps
T1251 /workspace/coverage/cover_reg_top/14.otp_ctrl_tl_errors.1224345168 Mar 12 03:11:53 PM PDT 24 Mar 12 03:12:00 PM PDT 24 149898629 ps
T1252 /workspace/coverage/cover_reg_top/32.otp_ctrl_intr_test.403490352 Mar 12 03:11:56 PM PDT 24 Mar 12 03:11:58 PM PDT 24 85460987 ps
T278 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_aliasing.2131143158 Mar 12 03:11:05 PM PDT 24 Mar 12 03:11:08 PM PDT 24 58361168 ps
T1253 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_bit_bash.2931092129 Mar 12 03:11:04 PM PDT 24 Mar 12 03:11:09 PM PDT 24 233025800 ps
T1254 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_mem_rw_with_rand_reset.366645489 Mar 12 03:11:19 PM PDT 24 Mar 12 03:11:22 PM PDT 24 113432569 ps
T279 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_hw_reset.557060470 Mar 12 03:11:02 PM PDT 24 Mar 12 03:11:04 PM PDT 24 98602620 ps
T1255 /workspace/coverage/cover_reg_top/12.otp_ctrl_same_csr_outstanding.507469649 Mar 12 03:11:30 PM PDT 24 Mar 12 03:11:32 PM PDT 24 69583776 ps
T1256 /workspace/coverage/cover_reg_top/28.otp_ctrl_intr_test.2411293796 Mar 12 03:11:57 PM PDT 24 Mar 12 03:12:00 PM PDT 24 83099412 ps
T1257 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_mem_rw_with_rand_reset.42600458 Mar 12 03:11:06 PM PDT 24 Mar 12 03:11:09 PM PDT 24 1685450446 ps
T280 /workspace/coverage/cover_reg_top/12.otp_ctrl_csr_rw.954988595 Mar 12 03:11:33 PM PDT 24 Mar 12 03:11:34 PM PDT 24 148791846 ps
T1258 /workspace/coverage/cover_reg_top/9.otp_ctrl_same_csr_outstanding.2707677870 Mar 12 03:11:25 PM PDT 24 Mar 12 03:11:29 PM PDT 24 289830583 ps
T1259 /workspace/coverage/cover_reg_top/2.otp_ctrl_same_csr_outstanding.3109396648 Mar 12 03:11:16 PM PDT 24 Mar 12 03:11:20 PM PDT 24 1107106733 ps
T337 /workspace/coverage/cover_reg_top/15.otp_ctrl_tl_intg_err.1350574628 Mar 12 03:11:58 PM PDT 24 Mar 12 03:12:16 PM PDT 24 4608587570 ps
T1260 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_rw.2788214937 Mar 12 03:11:07 PM PDT 24 Mar 12 03:11:09 PM PDT 24 41763630 ps
T1261 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_mem_rw_with_rand_reset.79007357 Mar 12 03:11:16 PM PDT 24 Mar 12 03:11:19 PM PDT 24 73421328 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%