dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 14019 1 T1 4 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 14019 1 T1 4 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 10030 1 T1 3 T2 11 T3 2
true 16440 1 T1 5 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 10969 1 T1 4 T2 12 T3 3
true 16502 1 T1 5 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 70 1 T76 2 T94 2 T272 2
others[1] 76 1 T2 2 T92 2 T242 2
others[2] 90 1 T12 2 T91 2 T93 2
others[3] 70 1 T14 2 T90 2 T75 2
others[4] 78 1 T14 2 T90 2 T75 2
others[5] 96 1 T14 4 T91 2 T76 2
others[6] 78 1 T75 2 T76 2 T100 2
others[7] 78 1 T105 2 T100 2 T380 2
false 14019 1 T1 4 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 88 1 T90 2 T76 2 T100 2
others[1] 94 1 T90 2 T91 2 T76 6
others[2] 94 1 T35 2 T91 2 T93 2
others[3] 102 1 T35 4 T76 6 T99 2
others[4] 88 1 T35 2 T75 2 T76 2
others[5] 72 1 T99 2 T100 4 T381 2
others[6] 90 1 T76 4 T171 2 T209 2
others[7] 92 1 T93 2 T76 6 T94 2
false 14019 1 T1 4 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 80 1 T45 2 T92 2 T76 4
others[1] 80 1 T14 2 T76 2 T169 2
others[2] 76 1 T35 2 T94 2 T211 2
others[3] 86 1 T76 4 T169 2 T382 2
others[4] 70 1 T14 2 T90 2 T92 2
others[5] 104 1 T94 2 T187 2 T212 2
others[6] 86 1 T91 2 T76 2 T100 2
others[7] 116 1 T14 2 T90 4 T91 2
false 14019 1 T1 4 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 66 1 T169 2 T383 2 T213 2
others[1] 54 1 T76 2 T168 2 T170 2
others[2] 50 1 T384 2 T242 2 T112 2
others[3] 76 1 T14 2 T93 4 T168 2
others[4] 52 1 T93 2 T167 2 T169 2
others[5] 70 1 T46 2 T187 2 T385 2
others[6] 56 1 T93 2 T170 2 T386 2
others[7] 70 1 T91 2 T187 2 T383 2
false 14019 1 T1 4 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 66 1 T14 2 T166 2 T168 2
others[1] 76 1 T14 2 T93 2 T168 2
others[2] 74 1 T76 2 T169 4 T384 2
others[3] 104 1 T35 2 T90 2 T91 2
others[4] 58 1 T14 2 T76 2 T169 2
others[5] 96 1 T14 2 T76 2 T167 2
others[6] 82 1 T99 2 T169 4 T171 4
others[7] 118 1 T35 2 T92 2 T76 2
false 14019 1 T1 4 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 36 1 T100 2 T242 2 T276 2
others[1] 34 1 T2 2 T213 2 T242 6
others[2] 28 1 T76 2 T94 2 T320 2
others[3] 44 1 T90 2 T100 4 T211 4
others[4] 32 1 T105 2 T384 2 T112 2
others[5] 42 1 T99 2 T242 2 T176 2
others[6] 40 1 T100 2 T212 2 T213 2
others[7] 32 1 T94 2 T302 2 T387 2
false 14019 1 T1 4 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 82 1 T76 2 T100 2 T167 2
others[1] 80 1 T27 2 T92 2 T76 2
others[2] 82 1 T93 2 T94 2 T100 2
others[3] 92 1 T14 2 T99 2 T121 2
others[4] 82 1 T91 2 T171 2 T388 2
others[5] 78 1 T36 4 T272 2 T28 2
others[6] 98 1 T90 4 T75 2 T93 2
others[7] 58 1 T76 2 T46 2 T389 2
false 14019 1 T1 4 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 90 1 T14 2 T75 2 T76 4
others[1] 104 1 T90 2 T76 4 T94 2
others[2] 92 1 T35 2 T90 2 T92 2
others[3] 84 1 T35 4 T91 2 T76 4
others[4] 80 1 T27 2 T46 2 T94 2
others[5] 94 1 T12 2 T14 4 T100 2
others[6] 102 1 T105 2 T93 2 T76 2
others[7] 92 1 T14 4 T93 2 T94 2
false 14019 1 T1 4 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 74 1 T76 2 T169 4 T212 4
others[1] 72 1 T90 4 T76 4 T94 2
others[2] 88 1 T90 2 T76 2 T380 2
others[3] 90 1 T27 2 T35 4 T171 2
others[4] 82 1 T14 4 T90 2 T121 2
others[5] 100 1 T91 2 T76 2 T168 2
others[6] 68 1 T383 2 T213 2 T381 2
others[7] 116 1 T89 2 T76 4 T168 2
false 14019 1 T1 4 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 84 1 T14 2 T93 2 T76 2
others[1] 84 1 T76 2 T170 2 T382 2
others[2] 76 1 T93 2 T76 4 T99 2
others[3] 74 1 T90 4 T76 2 T187 4
others[4] 80 1 T91 2 T100 2 T168 2
others[5] 86 1 T2 2 T12 2 T89 2
others[6] 82 1 T35 2 T14 2 T166 2
others[7] 96 1 T2 2 T90 2 T94 2
false 14019 1 T1 4 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 84 1 T2 2 T27 2 T14 2
others[1] 72 1 T93 2 T76 2 T99 2
others[2] 102 1 T91 2 T76 2 T166 2
others[3] 94 1 T2 2 T14 2 T76 4
others[4] 88 1 T76 6 T100 4 T167 2
others[5] 70 1 T2 2 T35 2 T14 2
others[6] 92 1 T75 2 T93 2 T168 2
others[7] 78 1 T90 2 T76 2 T166 2
false 14019 1 T1 4 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 30 1 T26 1 T76 2 T215 1
others[1] 28 1 T26 1 T17 1 T215 2
others[2] 24 1 T5 1 T247 2 T100 2
others[3] 18 1 T7 1 T270 1 T225 1
others[4] 37 1 T26 1 T17 2 T18 1
others[5] 28 1 T7 2 T17 2 T18 1
others[6] 41 1 T75 2 T76 2 T270 1
others[7] 23 1 T7 1 T76 2 T17 1
false 14019 1 T1 4 T2 16 T3 3
true 2201 1 T1 1 T2 3 T4 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 30 1 T26 1 T247 2 T17 1
others[1] 23 1 T100 2 T225 1 T170 2
others[2] 32 1 T26 2 T76 2 T17 1
others[3] 23 1 T7 1 T76 2 T215 2
others[4] 35 1 T5 1 T7 1 T76 2
others[5] 24 1 T7 1 T17 1 T270 1
others[6] 40 1 T7 1 T75 2 T18 2
others[7] 21 1 T17 2 T225 2 T284 2
false 11435 1 T1 4 T2 12 T3 3
true 18612 1 T1 5 T2 19 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 72 1 T2 2 T14 4 T90 2
others[1] 88 1 T93 6 T76 2 T170 2
others[2] 74 1 T105 2 T76 2 T100 4
others[3] 58 1 T12 2 T75 2 T76 2
others[4] 72 1 T14 4 T92 2 T75 2
others[5] 96 1 T91 2 T94 2 T167 2
others[6] 82 1 T91 2 T76 2 T99 2
others[7] 94 1 T90 2 T75 2 T100 2
false 7869 1 T1 4 T2 9 T3 3
true 16547 1 T1 5 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 86 1 T91 2 T76 2 T99 2
others[1] 80 1 T35 2 T90 2 T75 2
others[2] 82 1 T35 2 T91 2 T36 2
others[3] 112 1 T35 2 T76 2 T99 2
others[4] 78 1 T76 8 T94 2 T100 2
others[5] 66 1 T76 4 T99 2 T100 4
others[6] 94 1 T35 2 T93 2 T76 4
others[7] 122 1 T90 2 T76 6 T272 2
false 6830 1 T1 3 T2 6 T3 1
true 16294 1 T1 5 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 68 1 T91 2 T171 2 T187 2
others[1] 86 1 T94 2 T169 2 T382 2
others[2] 88 1 T90 2 T76 2 T36 2
others[3] 108 1 T45 2 T14 2 T90 2
others[4] 88 1 T35 2 T14 2 T76 2
others[5] 86 1 T76 6 T169 2 T170 2
others[6] 80 1 T90 2 T169 4 T213 2
others[7] 94 1 T14 2 T92 2 T76 4
false 7365 1 T1 4 T2 5 T3 3
true 16317 1 T1 5 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 28 1 T26 1 T215 1 T171 2
others[1] 27 1 T7 1 T270 1 T171 2
others[2] 31 1 T17 1 T18 1 T215 1
others[3] 22 1 T17 1 T270 1 T225 1
others[4] 22 1 T45 2 T7 2 T17 1
others[5] 28 1 T7 1 T17 1 T18 1
others[6] 20 1 T225 1 T284 1 T390 1
others[7] 34 1 T7 2 T76 2 T17 1
false 11370 1 T1 4 T2 12 T3 3
true 18586 1 T1 5 T2 18 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 52 1 T171 2 T384 2 T176 4
others[1] 70 1 T91 2 T93 2 T46 2
others[2] 42 1 T14 2 T171 2 T383 2
others[3] 68 1 T93 2 T76 2 T168 2
others[4] 62 1 T170 2 T385 2 T213 2
others[5] 82 1 T93 4 T169 2 T170 2
others[6] 60 1 T167 2 T169 4 T187 2
others[7] 58 1 T168 2 T187 2 T282 2
false 8895 1 T1 4 T2 12 T3 3
true 16534 1 T1 5 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 19 1 T17 1 T215 2 T238 1
others[1] 31 1 T5 1 T17 2 T215 1
others[2] 21 1 T215 1 T29 2 T390 1
others[3] 30 1 T7 2 T215 1 T270 1
others[4] 33 1 T7 2 T14 2 T26 1
others[5] 34 1 T7 3 T17 2 T215 2
others[6] 29 1 T7 3 T17 1 T284 1
others[7] 56 1 T26 1 T100 2 T18 3
false 11313 1 T1 4 T2 12 T3 3
true 18546 1 T1 5 T2 19 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 84 1 T14 2 T90 2 T166 2
others[1] 76 1 T35 2 T76 4 T187 2
others[2] 84 1 T14 2 T91 2 T76 2
others[3] 90 1 T168 4 T171 2 T188 2
others[4] 96 1 T14 2 T92 2 T76 2
others[5] 58 1 T14 2 T188 2 T213 2
others[6] 90 1 T99 2 T384 2 T242 2
others[7] 96 1 T35 2 T93 2 T76 2
false 7784 1 T1 4 T2 12 T3 3
true 16464 1 T1 5 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 30 1 T7 1 T225 1 T285 1
others[1] 29 1 T17 1 T18 1 T225 1
others[2] 22 1 T7 1 T26 1 T18 1
others[3] 16 1 T18 1 T285 2 T243 1
others[4] 43 1 T7 2 T75 2 T215 1
others[5] 30 1 T7 1 T26 1 T270 1
others[6] 29 1 T7 1 T26 1 T17 1
others[7] 42 1 T7 2 T26 1 T17 1
false 11271 1 T1 4 T2 12 T3 3
true 18523 1 T1 5 T2 18 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 50 1 T105 2 T100 2 T212 2
others[1] 26 1 T211 2 T276 2 T176 2
others[2] 38 1 T2 2 T76 2 T213 2
others[3] 24 1 T176 2 T387 4 T391 2
others[4] 30 1 T100 2 T213 2 T242 4
others[5] 32 1 T90 2 T94 2 T56 2
others[6] 42 1 T94 2 T99 2 T100 4
others[7] 46 1 T389 2 T242 2 T112 2
false 9976 1 T1 4 T2 1 T3 3
true 16511 1 T1 5 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 84 1 T27 2 T36 2 T169 2
others[1] 70 1 T91 2 T76 2 T46 2
others[2] 84 1 T14 2 T90 2 T92 2
others[3] 86 1 T94 2 T99 2 T36 4
others[4] 64 1 T100 2 T171 2 T187 2
others[5] 72 1 T93 2 T76 2 T167 2
others[6] 96 1 T75 2 T100 2 T171 2
others[7] 96 1 T90 2 T93 2 T76 2
false 7045 1 T1 3 T2 2 T3 2
true 16297 1 T1 5 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 100 1 T14 4 T93 2 T76 2
others[1] 78 1 T27 2 T91 2 T93 2
others[2] 84 1 T90 2 T92 2 T76 2
others[3] 110 1 T14 2 T76 2 T99 2
others[4] 86 1 T12 2 T35 2 T75 2
others[5] 80 1 T35 4 T90 2 T76 2
others[6] 80 1 T14 2 T171 2 T381 2
others[7] 120 1 T14 2 T105 2 T94 2
false 7045 1 T1 3 T2 2 T3 2
true 16297 1 T1 5 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 102 1 T76 2 T168 2 T171 2
others[1] 88 1 T76 2 T94 2 T100 2
others[2] 92 1 T27 2 T90 2 T76 2
others[3] 66 1 T35 2 T14 2 T90 2
others[4] 66 1 T76 4 T187 2 T388 2
others[5] 80 1 T35 2 T90 2 T76 2
others[6] 98 1 T90 2 T76 2 T121 2
others[7] 98 1 T89 2 T14 2 T91 2
false 6359 1 T1 2 T2 2 T3 1
true 16291 1 T1 5 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 72 1 T12 2 T168 2 T169 2
others[1] 104 1 T90 2 T76 6 T99 2
others[2] 84 1 T14 2 T91 2 T99 2
others[3] 80 1 T35 2 T93 2 T76 4
others[4] 76 1 T14 2 T76 2 T168 2
others[5] 84 1 T90 2 T168 2 T187 2
others[6] 74 1 T93 2 T94 2 T100 2
others[7] 88 1 T2 4 T89 2 T90 4
false 6359 1 T1 2 T2 2 T3 1
true 16291 1 T1 5 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 50 1 T76 2 T242 6 T392 2
others[1] 38 1 T76 4 T121 2 T272 2
others[2] 68 1 T2 2 T76 2 T100 2
others[3] 80 1 T35 2 T14 2 T76 4
others[4] 60 1 T2 2 T12 2 T99 2
others[5] 64 1 T14 2 T90 2 T93 2
others[6] 64 1 T90 2 T100 4 T393 4
others[7] 70 1 T35 2 T384 4 T242 4
false 6814 1 T1 2 T2 3 T3 2
true 17653 1 T1 5 T2 17 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 58 1 T76 2 T100 2 T383 2
others[1] 66 1 T14 2 T76 2 T99 2
others[2] 68 1 T14 2 T76 6 T169 2
others[3] 80 1 T35 2 T36 4 T169 6
others[4] 60 1 T35 2 T100 2 T169 2
others[5] 60 1 T100 2 T170 2 T383 2
others[6] 56 1 T93 4 T76 2 T187 2
others[7] 64 1 T14 2 T93 2 T99 2
false 6814 1 T1 2 T2 3 T3 2
true 17653 1 T1 5 T2 17 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 24 1 T7 1 T17 1 T18 1
others[1] 25 1 T7 1 T17 2 T18 1
others[2] 28 1 T7 4 T215 1 T225 2
others[3] 27 1 T26 1 T170 2 T284 1
others[4] 34 1 T7 2 T17 2 T215 1
others[5] 29 1 T7 1 T17 1 T342 3
others[6] 43 1 T17 2 T18 1 T225 1
others[7] 34 1 T7 1 T99 2 T18 1
false 11525 1 T1 4 T2 12 T3 3
true 18694 1 T1 5 T2 18 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 76 1 T2 2 T76 4 T169 2
others[1] 96 1 T91 2 T75 2 T76 2
others[2] 76 1 T14 2 T93 4 T170 4
others[3] 92 1 T76 4 T99 2 T100 2
others[4] 62 1 T93 2 T76 2 T171 2
others[5] 90 1 T14 2 T76 2 T167 2
others[6] 92 1 T2 2 T27 2 T105 2
others[7] 96 1 T2 2 T35 2 T14 2
false 7880 1 T1 4 T2 2 T3 3
true 16524 1 T1 5 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 27 1 T26 1 T76 2 T17 1
others[1] 17 1 T7 1 T17 1 T215 2
others[2] 26 1 T7 2 T215 1 T225 1
others[3] 26 1 T7 1 T17 1 T18 1
others[4] 27 1 T7 1 T213 2 T243 1
others[5] 26 1 T270 1 T171 2 T284 1
others[6] 24 1 T17 1 T215 1 T284 2
others[7] 39 1 T45 2 T7 1 T17 1
false 14019 1 T1 4 T2 16 T3 3
true 2218 1 T1 1 T2 2 T4 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%