dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 14337 1 T1 4 T2 3 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 14337 1 T1 4 T2 3 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 10331 1 T1 1 T2 2 T3 2
true 16769 1 T1 4 T2 4 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 11234 1 T1 1 T2 2 T3 2
true 16829 1 T1 4 T2 4 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 92 1 T4 2 T8 2 T103 2
others[1] 132 1 T101 2 T20 2 T103 2
others[2] 76 1 T8 2 T20 2 T132 2
others[3] 94 1 T8 4 T101 2 T132 2
others[4] 108 1 T4 2 T6 2 T19 2
others[5] 97 1 T8 4 T105 2 T391 2
others[6] 68 1 T8 2 T254 2 T271 4
others[7] 84 1 T8 2 T20 2 T94 2
false 14336 1 T1 4 T2 3 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 80 1 T20 2 T102 4 T229 2
others[1] 72 1 T93 2 T392 2 T393 2
others[2] 94 1 T8 2 T103 2 T105 2
others[3] 74 1 T8 2 T110 2 T98 2
others[4] 94 1 T19 2 T8 4 T101 2
others[5] 72 1 T32 2 T394 4 T395 2
others[6] 82 1 T33 4 T8 2 T102 2
others[7] 88 1 T8 2 T101 4 T104 2
false 14337 1 T1 4 T2 3 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 94 1 T8 2 T20 2 T105 2
others[1] 84 1 T33 2 T20 2 T102 2
others[2] 58 1 T32 2 T8 2 T106 2
others[3] 92 1 T20 4 T94 2 T396 2
others[4] 84 1 T210 2 T396 2 T34 2
others[5] 110 1 T4 2 T32 2 T8 2
others[6] 84 1 T102 2 T118 2 T94 2
others[7] 94 1 T8 2 T20 2 T103 2
false 14337 1 T1 4 T2 3 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 68 1 T20 2 T397 2 T398 2
others[1] 54 1 T4 2 T8 4 T397 2
others[2] 52 1 T8 2 T245 4 T250 2
others[3] 62 1 T8 2 T105 2 T271 2
others[4] 76 1 T8 4 T20 2 T118 2
others[5] 50 1 T130 2 T209 2 T398 2
others[6] 54 1 T105 2 T207 2 T210 2
others[7] 70 1 T8 4 T208 2 T210 2
false 14337 1 T1 4 T2 3 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 64 1 T103 2 T105 2 T181 2
others[1] 100 1 T4 2 T31 2 T8 2
others[2] 90 1 T8 2 T103 2 T105 2
others[3] 78 1 T102 2 T254 2 T399 2
others[4] 102 1 T20 2 T105 2 T391 2
others[5] 90 1 T103 2 T105 2 T118 2
others[6] 98 1 T8 4 T101 2 T105 4
others[7] 128 1 T20 2 T118 2 T184 4
false 14337 1 T1 4 T2 3 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 56 1 T6 2 T229 2 T391 4
others[1] 38 1 T101 2 T20 2 T132 2
others[2] 52 1 T244 2 T255 4 T271 6
others[3] 42 1 T101 2 T20 2 T94 2
others[4] 40 1 T8 2 T132 2 T104 2
others[5] 34 1 T105 2 T244 2 T251 2
others[6] 42 1 T94 2 T251 2 T255 2
others[7] 44 1 T19 2 T8 2 T400 2
false 14337 1 T1 4 T2 3 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 82 1 T17 2 T20 2 T184 2
others[1] 76 1 T33 4 T17 2 T20 2
others[2] 94 1 T8 2 T94 2 T351 2
others[3] 88 1 T32 2 T20 2 T103 2
others[4] 126 1 T8 2 T20 2 T103 2
others[5] 88 1 T105 4 T224 4 T210 2
others[6] 114 1 T33 2 T8 4 T102 2
others[7] 116 1 T20 2 T105 2 T94 2
false 14337 1 T1 4 T2 3 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 98 1 T33 2 T103 2 T391 2
others[1] 90 1 T32 2 T105 2 T224 2
others[2] 96 1 T32 2 T8 2 T101 2
others[3] 89 1 T8 2 T105 4 T106 2
others[4] 96 1 T8 2 T104 2 T401 2
others[5] 62 1 T101 2 T105 2 T244 2
others[6] 95 1 T17 2 T20 2 T103 2
others[7] 124 1 T103 2 T118 4 T244 2
false 14335 1 T1 4 T2 3 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 72 1 T20 2 T55 2 T105 2
others[1] 96 1 T20 2 T105 2 T184 2
others[2] 92 1 T8 2 T101 2 T102 2
others[3] 94 1 T8 2 T101 2 T184 2
others[4] 66 1 T244 2 T229 2 T254 2
others[5] 80 1 T8 2 T397 6 T254 2
others[6] 70 1 T8 4 T20 2 T105 6
others[7] 102 1 T103 2 T105 2 T206 2
false 14337 1 T1 4 T2 3 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 92 1 T8 2 T101 2 T20 2
others[1] 102 1 T8 2 T20 2 T103 2
others[2] 62 1 T132 2 T209 4 T402 2
others[3] 90 1 T6 2 T8 4 T20 4
others[4] 90 1 T32 2 T19 2 T8 2
others[5] 114 1 T20 2 T103 2 T105 2
others[6] 62 1 T8 2 T184 2 T210 2
others[7] 99 1 T8 2 T105 4 T208 2
false 14336 1 T1 4 T2 3 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 94 1 T105 6 T206 2 T244 2
others[1] 74 1 T17 2 T8 2 T244 2
others[2] 82 1 T4 2 T8 2 T20 2
others[3] 96 1 T31 2 T8 4 T101 2
others[4] 73 1 T98 2 T391 4 T73 4
others[5] 88 1 T8 6 T176 2 T250 2
others[6] 76 1 T31 2 T8 2 T103 2
others[7] 110 1 T20 4 T105 2 T184 2
false 14336 1 T1 4 T2 3 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 33 1 T9 1 T21 1 T42 1
others[1] 34 1 T20 2 T9 2 T223 2
others[2] 30 1 T143 1 T347 2 T140 1
others[3] 33 1 T9 2 T42 1 T34 2
others[4] 25 1 T15 1 T120 1 T23 1
others[5] 34 1 T9 1 T21 1 T210 2
others[6] 31 1 T9 1 T14 1 T184 2
others[7] 40 1 T9 1 T14 1 T247 1
false 14337 1 T1 4 T2 3 T3 5
true 2371 1 T3 1 T4 4 T6 2


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 32 1 T9 1 T96 1 T120 1
others[1] 31 1 T9 1 T21 2 T120 1
others[2] 37 1 T9 2 T223 1 T270 2
others[3] 22 1 T21 1 T143 1 T260 1
others[4] 31 1 T14 1 T42 1 T397 2
others[5] 31 1 T15 1 T247 1 T42 1
others[6] 38 1 T20 2 T9 1 T21 1
others[7] 38 1 T9 3 T14 1 T184 2
false 11701 1 T1 2 T2 2 T3 3
true 19130 1 T1 5 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 110 1 T4 2 T19 2 T104 2
others[1] 90 1 T8 2 T20 2 T132 2
others[2] 87 1 T4 2 T101 2 T103 2
others[3] 96 1 T8 2 T105 4 T106 2
others[4] 80 1 T8 2 T20 2 T132 2
others[5] 88 1 T8 2 T101 2 T20 2
others[6] 72 1 T8 2 T20 2 T105 2
others[7] 128 1 T6 2 T8 8 T20 2
false 7925 1 T1 2 T2 2 T3 3
true 16862 1 T1 5 T2 4 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 76 1 T8 2 T102 2 T105 2
others[1] 76 1 T33 2 T102 4 T105 2
others[2] 88 1 T8 2 T209 2 T251 4
others[3] 70 1 T105 2 T176 2 T210 2
others[4] 80 1 T32 2 T8 2 T104 2
others[5] 72 1 T33 2 T20 2 T206 2
others[6] 94 1 T19 2 T8 2 T101 4
others[7] 100 1 T8 4 T101 2 T244 2
false 7049 1 T1 1 T2 2 T3 2
true 16624 1 T1 4 T2 4 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 72 1 T8 4 T102 2 T94 2
others[1] 94 1 T106 2 T208 2 T403 2
others[2] 84 1 T33 2 T8 2 T20 2
others[3] 86 1 T20 2 T118 2 T94 2
others[4] 76 1 T8 2 T206 2 T397 2
others[5] 88 1 T32 2 T20 4 T103 2
others[6] 98 1 T20 4 T244 2 T397 2
others[7] 102 1 T4 2 T32 2 T245 2
false 7460 1 T1 1 T2 2 T3 2
true 16647 1 T1 4 T2 4 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 27 1 T9 2 T15 1 T171 2
others[1] 30 1 T9 2 T14 1 T21 1
others[2] 32 1 T9 1 T15 2 T42 1
others[3] 41 1 T9 1 T15 1 T398 2
others[4] 25 1 T9 1 T42 1 T120 2
others[5] 36 1 T223 1 T120 1 T347 1
others[6] 25 1 T143 1 T23 1 T260 1
others[7] 45 1 T9 3 T169 2 T21 1
false 11636 1 T1 2 T2 2 T3 3
true 19074 1 T1 5 T2 4 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 56 1 T8 2 T398 2 T404 2
others[1] 44 1 T8 4 T20 2 T209 2
others[2] 64 1 T392 2 T397 2 T291 2
others[3] 58 1 T8 4 T397 2 T292 2
others[4] 68 1 T8 2 T207 2 T210 2
others[5] 44 1 T4 2 T8 2 T20 2
others[6] 86 1 T8 2 T130 2 T105 2
others[7] 66 1 T208 2 T398 2 T251 2
false 9340 1 T1 2 T2 2 T3 3
true 16882 1 T1 5 T2 4 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 35 1 T9 1 T15 1 T21 1
others[1] 30 1 T9 4 T14 1 T15 2
others[2] 41 1 T15 1 T42 3 T223 1
others[3] 38 1 T169 2 T21 1 T96 1
others[4] 32 1 T9 1 T14 1 T42 1
others[5] 39 1 T9 2 T14 1 T42 1
others[6] 29 1 T9 1 T15 1 T223 2
others[7] 42 1 T42 1 T405 1 T347 2
false 11571 1 T1 2 T2 2 T3 3
true 19071 1 T1 5 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 90 1 T31 2 T101 2 T105 2
others[1] 98 1 T8 2 T103 4 T244 2
others[2] 100 1 T4 2 T8 2 T20 2
others[3] 78 1 T8 2 T184 2 T34 2
others[4] 78 1 T102 2 T118 2 T406 2
others[5] 96 1 T8 2 T103 2 T73 2
others[6] 98 1 T102 2 T105 6 T209 2
others[7] 112 1 T20 2 T105 2 T184 2
false 7953 1 T1 2 T2 2 T3 3
true 16779 1 T1 5 T2 4 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 40 1 T271 2 T347 1 T348 3
others[1] 36 1 T9 2 T14 2 T260 1
others[2] 24 1 T9 1 T223 1 T22 1
others[3] 26 1 T15 1 T260 1 T140 1
others[4] 33 1 T9 3 T15 1 T42 1
others[5] 33 1 T20 2 T9 1 T223 1
others[6] 43 1 T55 2 T288 2 T14 1
others[7] 44 1 T14 1 T15 1 T21 1
false 11532 1 T1 2 T2 2 T3 3
true 19032 1 T1 5 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 34 1 T8 2 T244 2 T254 2
others[1] 32 1 T132 2 T229 2 T98 2
others[2] 56 1 T19 2 T105 2 T94 2
others[3] 36 1 T20 2 T104 2 T407 2
others[4] 46 1 T8 2 T132 2 T251 2
others[5] 46 1 T244 2 T391 2 T408 2
others[6] 52 1 T6 2 T101 2 T105 2
others[7] 46 1 T101 2 T20 2 T94 2
false 9826 1 T1 2 T2 2 T3 3
true 16824 1 T1 5 T2 4 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 96 1 T8 2 T105 2 T94 2
others[1] 94 1 T17 2 T8 4 T105 2
others[2] 100 1 T20 2 T105 4 T106 2
others[3] 88 1 T20 2 T103 2 T224 2
others[4] 86 1 T20 4 T102 2 T103 2
others[5] 100 1 T33 2 T8 2 T104 2
others[6] 96 1 T32 2 T33 2 T20 2
others[7] 124 1 T33 2 T17 2 T103 2
false 7156 1 T1 1 T2 2 T3 2
true 16629 1 T1 4 T2 4 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 112 1 T17 2 T20 2 T103 2
others[1] 94 1 T8 2 T105 2 T118 2
others[2] 101 1 T32 2 T33 2 T8 2
others[3] 70 1 T20 2 T184 2 T73 2
others[4] 98 1 T103 2 T224 2 T73 2
others[5] 96 1 T8 2 T101 2 T105 2
others[6] 77 1 T32 2 T103 2 T106 2
others[7] 102 1 T101 2 T105 4 T403 2
false 7156 1 T1 1 T2 2 T3 2
true 16627 1 T1 4 T2 4 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 72 1 T20 2 T64 2 T254 2
others[1] 76 1 T8 6 T206 2 T244 2
others[2] 102 1 T110 2 T118 2 T391 2
others[3] 82 1 T20 2 T55 2 T105 2
others[4] 82 1 T101 2 T104 2 T105 2
others[5] 62 1 T102 2 T105 6 T224 2
others[6] 88 1 T8 2 T101 2 T103 4
others[7] 108 1 T8 2 T20 2 T229 2
false 6600 1 T1 1 T2 2 T3 2
true 16626 1 T1 4 T2 4 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 102 1 T8 2 T20 4 T103 2
others[1] 75 1 T32 2 T110 2 T208 2
others[2] 114 1 T8 4 T55 2 T103 2
others[3] 74 1 T8 2 T105 2 T401 2
others[4] 88 1 T8 2 T20 2 T55 2
others[5] 84 1 T19 2 T8 2 T20 4
others[6] 94 1 T6 2 T20 4 T102 2
others[7] 80 1 T8 2 T101 2 T131 2
false 6600 1 T1 1 T2 2 T3 2
true 16625 1 T1 4 T2 4 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 60 1 T184 2 T245 4 T395 2
others[1] 88 1 T101 2 T20 2 T103 4
others[2] 56 1 T8 2 T104 2 T98 2
others[3] 76 1 T33 4 T104 2 T118 2
others[4] 62 1 T105 2 T210 2 T397 2
others[5] 64 1 T8 2 T101 2 T245 2
others[6] 64 1 T33 2 T8 2 T20 2
others[7] 79 1 T6 2 T20 2 T291 2
false 6977 1 T1 1 T2 2 T3 2
true 17945 1 T1 4 T2 5 T3 7


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 74 1 T8 4 T20 2 T104 2
others[1] 62 1 T8 4 T104 4 T184 2
others[2] 68 1 T110 2 T224 2 T229 2
others[3] 70 1 T105 2 T224 2 T291 2
others[4] 48 1 T105 2 T403 2 T409 2
others[5] 74 1 T8 4 T105 2 T229 2
others[6] 54 1 T101 2 T20 2 T102 2
others[7] 100 1 T32 2 T101 2 T102 2
false 6977 1 T1 1 T2 2 T3 2
true 17946 1 T1 4 T2 5 T3 7


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 51 1 T9 2 T288 2 T14 1
others[1] 28 1 T14 1 T21 1 T247 1
others[2] 38 1 T9 2 T15 1 T21 1
others[3] 23 1 T9 1 T140 1 T293 1
others[4] 31 1 T14 1 T15 1 T21 1
others[5] 33 1 T14 1 T15 1 T120 1
others[6] 32 1 T96 1 T120 1 T405 1
others[7] 28 1 T9 2 T396 2 T348 1
false 11765 1 T1 2 T2 2 T3 3
true 19206 1 T1 5 T2 4 T3 6


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 100 1 T8 6 T20 2 T206 2
others[1] 94 1 T8 2 T20 4 T105 4
others[2] 86 1 T31 2 T8 2 T101 2
others[3] 76 1 T8 2 T105 2 T244 2
others[4] 76 1 T103 2 T105 2 T224 2
others[5] 84 1 T4 2 T31 2 T20 2
others[6] 89 1 T8 4 T396 2 T271 2
others[7] 88 1 T17 2 T105 2 T184 2
false 7895 1 T1 2 T2 2 T3 3
true 16825 1 T1 5 T2 4 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 39 1 T9 1 T15 2 T42 1
others[1] 34 1 T9 1 T169 2 T42 1
others[2] 16 1 T9 2 T15 1 T247 1
others[3] 31 1 T9 1 T223 1 T143 2
others[4] 36 1 T9 2 T14 1 T96 1
others[5] 28 1 T9 1 T15 1 T22 1
others[6] 29 1 T9 1 T21 2 T42 1
others[7] 47 1 T9 1 T171 2 T223 1
false 14337 1 T1 4 T2 3 T3 5
true 2381 1 T4 4 T6 2 T31 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%