dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 14159 1 T1 4 T2 13 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 14159 1 T1 4 T2 13 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 10164 1 T1 3 T2 11 T3 2
true 16535 1 T1 5 T2 13 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 11026 1 T1 4 T2 11 T3 2
true 16594 1 T1 5 T2 13 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 116 1 T4 4 T7 2 T14 2
others[1] 68 1 T405 2 T131 2 T243 2
others[2] 74 1 T4 2 T14 2 T131 2
others[3] 68 1 T106 2 T405 2 T406 2
others[4] 92 1 T14 2 T66 2 T106 2
others[5] 98 1 T4 2 T102 2 T14 4
others[6] 54 1 T4 4 T14 4 T66 2
others[7] 126 1 T4 2 T115 2 T405 2
false 14159 1 T1 4 T2 13 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 92 1 T66 4 T74 2 T113 2
others[1] 96 1 T102 2 T14 6 T115 2
others[2] 52 1 T103 2 T243 2 T407 2
others[3] 78 1 T4 4 T14 2 T405 2
others[4] 98 1 T2 2 T4 4 T109 2
others[5] 80 1 T4 2 T14 4 T242 2
others[6] 86 1 T4 4 T66 2 T242 2
others[7] 88 1 T4 2 T14 2 T103 2
false 14159 1 T1 4 T2 13 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 100 1 T66 2 T405 2 T406 2
others[1] 122 1 T14 2 T66 2 T408 2
others[2] 76 1 T4 6 T14 4 T71 2
others[3] 108 1 T4 2 T14 2 T131 2
others[4] 72 1 T4 2 T112 6 T408 2
others[5] 100 1 T4 4 T115 2 T409 2
others[6] 96 1 T4 4 T7 2 T66 4
others[7] 102 1 T4 2 T66 2 T103 2
false 14159 1 T1 4 T2 13 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 76 1 T4 2 T66 2 T104 2
others[1] 60 1 T409 2 T156 2 T410 2
others[2] 46 1 T66 2 T243 2 T411 2
others[3] 68 1 T66 2 T74 2 T131 4
others[4] 74 1 T14 2 T66 2 T112 2
others[5] 52 1 T66 2 T112 2 T411 2
others[6] 44 1 T66 2 T107 4 T406 2
others[7] 86 1 T2 2 T4 2 T74 2
false 14159 1 T1 4 T2 13 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 92 1 T14 4 T66 2 T71 2
others[1] 104 1 T4 2 T7 2 T66 2
others[2] 82 1 T4 2 T14 2 T243 4
others[3] 86 1 T4 2 T112 2 T131 2
others[4] 110 1 T113 2 T408 2 T360 2
others[5] 100 1 T4 4 T66 2 T406 2
others[6] 118 1 T4 2 T66 2 T107 2
others[7] 90 1 T14 6 T242 2 T243 2
false 14159 1 T1 4 T2 13 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 48 1 T4 2 T14 2 T242 2
others[1] 38 1 T4 2 T14 2 T103 2
others[2] 38 1 T4 4 T212 2 T115 2
others[3] 34 1 T4 2 T412 2 T413 2
others[4] 28 1 T183 2 T243 2 T261 2
others[5] 34 1 T4 2 T114 2 T414 2
others[6] 16 1 T242 2 T217 2 T415 2
others[7] 44 1 T4 2 T222 2 T416 2
false 14159 1 T1 4 T2 13 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 74 1 T14 2 T74 2 T243 2
others[1] 78 1 T4 2 T417 2 T243 4
others[2] 112 1 T7 2 T103 2 T106 2
others[3] 88 1 T4 2 T14 2 T66 2
others[4] 90 1 T14 2 T107 2 T108 2
others[5] 116 1 T4 2 T7 2 T66 2
others[6] 92 1 T7 2 T66 2 T417 4
others[7] 106 1 T4 2 T109 2 T360 2
false 14159 1 T1 4 T2 13 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 90 1 T4 4 T9 2 T14 6
others[1] 92 1 T14 2 T74 2 T405 2
others[2] 62 1 T14 2 T418 2 T243 6
others[3] 74 1 T14 2 T129 2 T243 2
others[4] 76 1 T66 2 T304 2 T243 4
others[5] 64 1 T130 2 T131 2 T98 2
others[6] 112 1 T4 2 T14 2 T107 2
others[7] 118 1 T4 2 T7 4 T112 2
false 14159 1 T1 4 T2 13 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 100 1 T4 6 T14 4 T243 2
others[1] 106 1 T14 2 T81 2 T131 2
others[2] 90 1 T66 4 T406 2 T131 2
others[3] 74 1 T4 2 T14 2 T104 2
others[4] 74 1 T14 4 T105 2 T370 2
others[5] 92 1 T4 2 T102 2 T14 4
others[6] 94 1 T4 4 T14 6 T408 2
others[7] 128 1 T4 2 T9 2 T14 2
false 14159 1 T1 4 T2 13 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 88 1 T14 2 T71 2 T241 2
others[1] 68 1 T4 2 T66 2 T129 2
others[2] 90 1 T2 2 T7 2 T116 2
others[3] 92 1 T116 2 T66 2 T105 2
others[4] 82 1 T4 2 T14 6 T66 2
others[5] 108 1 T4 2 T7 2 T14 4
others[6] 80 1 T4 2 T9 2 T405 2
others[7] 100 1 T2 2 T4 2 T405 2
false 14159 1 T1 4 T2 13 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 98 1 T4 2 T7 2 T14 4
others[1] 90 1 T7 2 T107 2 T405 2
others[2] 90 1 T14 4 T304 2 T411 2
others[3] 78 1 T14 2 T66 2 T74 2
others[4] 108 1 T4 2 T213 2 T409 2
others[5] 96 1 T4 4 T9 2 T102 2
others[6] 94 1 T4 2 T14 4 T107 2
others[7] 104 1 T14 2 T66 4 T241 2
false 14159 1 T1 4 T2 13 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 33 1 T5 1 T172 1 T16 1
others[1] 25 1 T73 1 T17 2 T408 2
others[2] 20 1 T5 1 T172 1 T260 1
others[3] 39 1 T172 1 T17 1 T141 2
others[4] 34 1 T6 1 T14 2 T172 1
others[5] 34 1 T12 1 T16 2 T141 1
others[6] 35 1 T6 2 T16 1 T231 1
others[7] 37 1 T6 2 T16 1 T231 1
false 14159 1 T1 4 T2 13 T3 3
true 2341 1 T2 3 T4 23 T7 7


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 34 1 T12 1 T141 1 T261 2
others[1] 25 1 T231 2 T260 1 T284 1
others[2] 25 1 T5 1 T6 2 T16 1
others[3] 43 1 T6 1 T14 2 T172 1
others[4] 26 1 T6 1 T16 1 T17 1
others[5] 29 1 T172 1 T16 2 T17 2
others[6] 30 1 T5 1 T260 2 T189 1
others[7] 45 1 T6 1 T172 2 T16 1
false 11481 1 T1 4 T2 12 T3 2
true 18871 1 T1 5 T2 16 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 86 1 T14 4 T66 2 T103 2
others[1] 64 1 T4 2 T413 2 T362 2
others[2] 90 1 T7 2 T102 2 T14 2
others[3] 74 1 T104 2 T106 2 T417 2
others[4] 90 1 T4 6 T14 2 T405 2
others[5] 104 1 T4 4 T14 2 T71 2
others[6] 82 1 T66 2 T26 2 T213 2
others[7] 106 1 T4 2 T14 4 T106 2
false 7794 1 T1 4 T2 2 T3 2
true 16646 1 T1 5 T2 13 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 74 1 T14 2 T103 2 T304 2
others[1] 84 1 T2 2 T14 2 T71 2
others[2] 82 1 T4 4 T14 2 T406 2
others[3] 76 1 T14 2 T66 4 T418 2
others[4] 82 1 T4 6 T66 2 T103 2
others[5] 88 1 T102 2 T74 2 T131 2
others[6] 80 1 T4 2 T14 2 T242 2
others[7] 104 1 T4 4 T14 4 T112 2
false 6933 1 T1 3 T2 3 T3 1
true 16416 1 T1 5 T2 13 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 100 1 T115 2 T241 2 T131 2
others[1] 94 1 T4 2 T66 2 T112 2
others[2] 112 1 T4 6 T7 2 T14 2
others[3] 90 1 T4 4 T14 2 T66 2
others[4] 110 1 T103 2 T71 2 T114 2
others[5] 108 1 T4 2 T14 2 T66 4
others[6] 70 1 T4 4 T112 2 T408 2
others[7] 92 1 T4 2 T14 2 T112 2
false 7362 1 T1 4 T2 7 T3 2
true 16458 1 T1 5 T2 13 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 30 1 T231 1 T141 1 T243 2
others[1] 23 1 T5 1 T251 1 T419 2
others[2] 31 1 T420 2 T315 2 T289 1
others[3] 39 1 T6 1 T172 1 T16 1
others[4] 22 1 T6 1 T231 1 T141 1
others[5] 27 1 T6 2 T16 2 T174 2
others[6] 26 1 T6 2 T172 1 T167 1
others[7] 30 1 T17 1 T140 1 T256 1
false 11428 1 T1 4 T2 12 T3 2
true 18839 1 T1 5 T2 17 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 58 1 T66 2 T213 2 T261 2
others[1] 48 1 T106 2 T405 2 T243 2
others[2] 60 1 T14 2 T417 2 T421 2
others[3] 62 1 T66 2 T74 4 T107 4
others[4] 76 1 T4 2 T66 2 T406 2
others[5] 74 1 T2 2 T104 2 T406 2
others[6] 60 1 T4 2 T131 2 T261 2
others[7] 68 1 T66 6 T112 2 T409 2
false 9010 1 T1 4 T2 2 T3 2
true 16649 1 T1 5 T2 13 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 35 1 T6 2 T12 1 T16 2
others[1] 36 1 T5 1 T6 1 T16 1
others[2] 29 1 T172 1 T16 1 T141 1
others[3] 45 1 T6 1 T172 1 T15 1
others[4] 40 1 T5 1 T6 4 T66 2
others[5] 39 1 T6 2 T172 1 T16 1
others[6] 31 1 T5 1 T6 1 T14 2
others[7] 55 1 T4 2 T5 1 T6 1
false 11373 1 T1 4 T2 12 T3 2
true 18818 1 T1 5 T2 18 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 84 1 T14 6 T74 2 T408 2
others[1] 82 1 T14 2 T406 2 T217 2
others[2] 102 1 T4 6 T7 2 T113 2
others[3] 102 1 T4 2 T112 2 T242 2
others[4] 94 1 T4 2 T14 2 T71 2
others[5] 88 1 T4 2 T66 6 T213 2
others[6] 118 1 T14 2 T405 2 T360 2
others[7] 112 1 T66 2 T107 2 T131 2
false 7808 1 T1 4 T2 2 T3 2
true 16577 1 T1 5 T2 13 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 23 1 T5 1 T174 2 T422 1
others[1] 38 1 T6 2 T172 1 T73 1
others[2] 33 1 T5 1 T6 1 T16 1
others[3] 31 1 T15 1 T231 2 T167 1
others[4] 25 1 T5 1 T240 2 T251 1
others[5] 32 1 T5 1 T6 1 T73 1
others[6] 23 1 T6 1 T141 2 T285 1
others[7] 39 1 T423 2 T288 1 T171 1
false 11326 1 T1 4 T2 12 T3 2
true 18753 1 T1 5 T2 18 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 30 1 T4 2 T14 2 T114 2
others[1] 32 1 T4 2 T261 2 T222 2
others[2] 28 1 T14 2 T241 2 T416 2
others[3] 34 1 T4 2 T103 2 T242 2
others[4] 34 1 T4 2 T115 2 T412 2
others[5] 36 1 T4 2 T416 2 T415 2
others[6] 34 1 T4 2 T243 2 T217 2
others[7] 52 1 T4 2 T212 2 T222 2
false 9840 1 T1 4 T2 12 T3 2
true 16618 1 T1 5 T2 13 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 98 1 T4 4 T7 4 T107 2
others[1] 68 1 T107 2 T417 2 T424 2
others[2] 122 1 T14 4 T107 4 T405 2
others[3] 110 1 T409 2 T243 4 T411 2
others[4] 94 1 T7 2 T66 2 T103 2
others[5] 84 1 T66 2 T106 2 T405 2
others[6] 92 1 T106 2 T370 2 T418 2
others[7] 88 1 T4 4 T14 2 T66 2
false 7072 1 T1 3 T2 5 T3 2
true 16431 1 T1 5 T2 13 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 88 1 T14 4 T107 2 T132 2
others[1] 92 1 T14 4 T66 2 T129 2
others[2] 74 1 T405 2 T131 2 T243 6
others[3] 88 1 T4 2 T14 2 T74 2
others[4] 92 1 T7 2 T9 2 T360 2
others[5] 76 1 T4 2 T107 2 T243 2
others[6] 68 1 T14 2 T112 2 T243 2
others[7] 110 1 T4 4 T7 2 T14 2
false 7072 1 T1 3 T2 5 T3 2
true 16431 1 T1 5 T2 13 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 102 1 T4 2 T14 4 T66 2
others[1] 90 1 T14 2 T405 2 T362 2
others[2] 94 1 T9 2 T71 2 T74 2
others[3] 84 1 T4 2 T114 2 T243 2
others[4] 90 1 T4 2 T14 10 T81 2
others[5] 82 1 T4 4 T14 2 T370 2
others[6] 96 1 T4 4 T102 2 T14 4
others[7] 120 1 T4 2 T14 2 T408 2
false 6451 1 T1 2 T2 2 T3 1
true 16425 1 T1 5 T2 13 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 78 1 T4 4 T7 2 T116 4
others[1] 78 1 T4 2 T7 2 T14 2
others[2] 84 1 T14 2 T105 2 T107 2
others[3] 74 1 T14 2 T66 2 T64 2
others[4] 104 1 T2 4 T4 2 T9 2
others[5] 90 1 T14 2 T107 2 T131 2
others[6] 92 1 T4 2 T14 2 T405 2
others[7] 108 1 T14 2 T66 6 T107 2
false 6451 1 T1 2 T2 2 T3 1
true 16425 1 T1 5 T2 13 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 56 1 T14 2 T66 2 T115 2
others[1] 58 1 T103 2 T104 2 T107 2
others[2] 72 1 T4 2 T14 4 T112 2
others[3] 42 1 T14 2 T107 2 T418 2
others[4] 60 1 T14 4 T71 2 T406 4
others[5] 66 1 T14 2 T107 2 T417 2
others[6] 62 1 T4 2 T14 4 T66 2
others[7] 80 1 T4 4 T7 2 T14 2
false 6890 1 T1 2 T2 8 T3 1
true 17774 1 T1 5 T2 17 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 66 1 T131 4 T411 2 T407 2
others[1] 64 1 T4 6 T71 2 T107 2
others[2] 60 1 T109 2 T243 2 T261 4
others[3] 84 1 T71 2 T406 2 T261 2
others[4] 56 1 T4 4 T14 2 T66 2
others[5] 50 1 T243 2 T425 2 T363 2
others[6] 46 1 T4 2 T66 2 T261 2
others[7] 94 1 T4 2 T14 6 T66 8
false 6890 1 T1 2 T2 8 T3 1
true 17774 1 T1 5 T2 17 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 37 1 T6 1 T172 1 T284 1
others[1] 35 1 T6 1 T16 1 T167 1
others[2] 46 1 T5 1 T16 2 T231 3
others[3] 34 1 T66 2 T16 2 T17 1
others[4] 32 1 T6 2 T174 2 T167 1
others[5] 29 1 T5 1 T6 1 T16 1
others[6] 34 1 T16 1 T231 1 T17 1
others[7] 38 1 T6 1 T231 1 T17 1
false 11575 1 T1 4 T2 12 T3 2
true 18919 1 T1 5 T2 17 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 92 1 T4 2 T104 2 T113 2
others[1] 68 1 T4 2 T14 4 T104 2
others[2] 108 1 T4 2 T7 2 T66 2
others[3] 80 1 T7 2 T102 2 T14 2
others[4] 94 1 T4 2 T14 4 T418 2
others[5] 118 1 T4 2 T66 4 T74 2
others[6] 94 1 T14 6 T405 2 T241 2
others[7] 104 1 T9 2 T213 2 T115 2
false 7832 1 T1 4 T2 2 T3 2
true 16617 1 T1 5 T2 13 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 20 1 T172 1 T426 2 T350 1
others[1] 23 1 T6 1 T231 1 T362 2
others[2] 33 1 T5 1 T172 1 T17 1
others[3] 43 1 T6 1 T16 1 T423 2
others[4] 26 1 T6 1 T16 1 T231 1
others[5] 28 1 T6 1 T251 1 T167 1
others[6] 24 1 T6 1 T16 1 T427 1
others[7] 31 1 T6 1 T141 1 T174 2
false 14159 1 T1 4 T2 13 T3 3
true 2336 1 T2 4 T4 29 T7 9

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%