Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
95.02 93.91 96.43 95.91 92.12 97.10 96.33 93.35


Total test records in report: 1331
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html
T1051 /workspace/coverage/default/96.otp_ctrl_stress_all_with_rand_reset.4195767151 Apr 16 03:14:06 PM PDT 24 Apr 16 03:47:39 PM PDT 24 81038238958 ps
T1052 /workspace/coverage/default/259.otp_ctrl_init_fail.1742492293 Apr 16 03:16:03 PM PDT 24 Apr 16 03:16:08 PM PDT 24 186007981 ps
T1053 /workspace/coverage/default/36.otp_ctrl_macro_errs.2967532853 Apr 16 03:11:51 PM PDT 24 Apr 16 03:12:14 PM PDT 24 3382239304 ps
T1054 /workspace/coverage/default/28.otp_ctrl_parallel_lc_req.1731858624 Apr 16 03:10:49 PM PDT 24 Apr 16 03:10:59 PM PDT 24 882955357 ps
T1055 /workspace/coverage/default/13.otp_ctrl_smoke.2040837693 Apr 16 03:09:03 PM PDT 24 Apr 16 03:09:08 PM PDT 24 195227228 ps
T1056 /workspace/coverage/default/5.otp_ctrl_regwen.2789401792 Apr 16 03:08:10 PM PDT 24 Apr 16 03:08:14 PM PDT 24 130297267 ps
T1057 /workspace/coverage/default/33.otp_ctrl_parallel_lc_req.41707955 Apr 16 03:11:24 PM PDT 24 Apr 16 03:11:29 PM PDT 24 130659401 ps
T1058 /workspace/coverage/default/5.otp_ctrl_check_fail.1383974375 Apr 16 03:08:09 PM PDT 24 Apr 16 03:08:30 PM PDT 24 614962688 ps
T1059 /workspace/coverage/default/5.otp_ctrl_parallel_key_req.2970668591 Apr 16 03:08:07 PM PDT 24 Apr 16 03:08:14 PM PDT 24 2683160350 ps
T1060 /workspace/coverage/default/23.otp_ctrl_regwen.4063005464 Apr 16 03:10:13 PM PDT 24 Apr 16 03:10:19 PM PDT 24 1892004881 ps
T1061 /workspace/coverage/default/31.otp_ctrl_smoke.3937067810 Apr 16 03:11:06 PM PDT 24 Apr 16 03:11:13 PM PDT 24 3921075689 ps
T1062 /workspace/coverage/default/7.otp_ctrl_regwen.41204697 Apr 16 03:08:21 PM PDT 24 Apr 16 03:08:27 PM PDT 24 242793217 ps
T1063 /workspace/coverage/default/7.otp_ctrl_background_chks.1537358627 Apr 16 03:08:17 PM PDT 24 Apr 16 03:08:48 PM PDT 24 1504123094 ps
T1064 /workspace/coverage/default/127.otp_ctrl_parallel_lc_esc.4083712094 Apr 16 03:14:36 PM PDT 24 Apr 16 03:14:44 PM PDT 24 276607192 ps
T1065 /workspace/coverage/default/27.otp_ctrl_check_fail.786454323 Apr 16 03:10:49 PM PDT 24 Apr 16 03:11:03 PM PDT 24 411984187 ps
T1066 /workspace/coverage/default/47.otp_ctrl_test_access.1712807083 Apr 16 03:12:50 PM PDT 24 Apr 16 03:13:02 PM PDT 24 1349677087 ps
T1067 /workspace/coverage/default/35.otp_ctrl_parallel_key_req.64627076 Apr 16 03:11:36 PM PDT 24 Apr 16 03:12:12 PM PDT 24 4813402540 ps
T1068 /workspace/coverage/default/20.otp_ctrl_dai_lock.2146685958 Apr 16 03:09:50 PM PDT 24 Apr 16 03:10:10 PM PDT 24 7709689060 ps
T1069 /workspace/coverage/default/15.otp_ctrl_init_fail.1422897770 Apr 16 03:09:12 PM PDT 24 Apr 16 03:09:17 PM PDT 24 429853890 ps
T1070 /workspace/coverage/default/25.otp_ctrl_check_fail.2755725422 Apr 16 03:10:27 PM PDT 24 Apr 16 03:10:49 PM PDT 24 1652306306 ps
T1071 /workspace/coverage/default/20.otp_ctrl_alert_test.4275021752 Apr 16 03:10:01 PM PDT 24 Apr 16 03:10:03 PM PDT 24 67289898 ps
T1072 /workspace/coverage/default/190.otp_ctrl_parallel_lc_esc.4288381065 Apr 16 03:15:36 PM PDT 24 Apr 16 03:15:44 PM PDT 24 1583859047 ps
T1073 /workspace/coverage/default/30.otp_ctrl_parallel_lc_esc.4177156048 Apr 16 03:11:09 PM PDT 24 Apr 16 03:11:19 PM PDT 24 380915791 ps
T1074 /workspace/coverage/default/37.otp_ctrl_dai_errs.4037458618 Apr 16 03:11:44 PM PDT 24 Apr 16 03:12:16 PM PDT 24 1330614645 ps
T1075 /workspace/coverage/default/117.otp_ctrl_init_fail.1432430370 Apr 16 03:14:23 PM PDT 24 Apr 16 03:14:28 PM PDT 24 371373538 ps
T1076 /workspace/coverage/default/3.otp_ctrl_parallel_lc_esc.2285937854 Apr 16 03:07:52 PM PDT 24 Apr 16 03:08:08 PM PDT 24 284205900 ps
T1077 /workspace/coverage/default/222.otp_ctrl_init_fail.2294438923 Apr 16 03:15:54 PM PDT 24 Apr 16 03:16:00 PM PDT 24 222688053 ps
T1078 /workspace/coverage/default/0.otp_ctrl_stress_all_with_rand_reset.3325968172 Apr 16 03:07:36 PM PDT 24 Apr 16 03:13:08 PM PDT 24 21391940953 ps
T1079 /workspace/coverage/default/10.otp_ctrl_smoke.28963999 Apr 16 03:08:41 PM PDT 24 Apr 16 03:08:48 PM PDT 24 535063893 ps
T1080 /workspace/coverage/default/2.otp_ctrl_dai_lock.1944298683 Apr 16 03:07:54 PM PDT 24 Apr 16 03:08:20 PM PDT 24 9984628590 ps
T1081 /workspace/coverage/default/27.otp_ctrl_stress_all_with_rand_reset.1130865363 Apr 16 03:10:44 PM PDT 24 Apr 16 04:20:55 PM PDT 24 1530207732066 ps
T1082 /workspace/coverage/default/116.otp_ctrl_init_fail.1770610628 Apr 16 03:14:21 PM PDT 24 Apr 16 03:14:26 PM PDT 24 170393288 ps
T1083 /workspace/coverage/default/100.otp_ctrl_init_fail.4064670087 Apr 16 03:14:08 PM PDT 24 Apr 16 03:14:13 PM PDT 24 366389856 ps
T1084 /workspace/coverage/default/35.otp_ctrl_alert_test.3092086415 Apr 16 03:11:46 PM PDT 24 Apr 16 03:11:49 PM PDT 24 95575678 ps
T1085 /workspace/coverage/default/10.otp_ctrl_stress_all.66969065 Apr 16 03:08:47 PM PDT 24 Apr 16 03:11:34 PM PDT 24 16188139623 ps
T1086 /workspace/coverage/default/6.otp_ctrl_parallel_lc_req.4111918084 Apr 16 03:08:11 PM PDT 24 Apr 16 03:08:18 PM PDT 24 2087853577 ps
T211 /workspace/coverage/default/93.otp_ctrl_stress_all_with_rand_reset.304055932 Apr 16 03:14:03 PM PDT 24 Apr 16 03:32:45 PM PDT 24 92076468686 ps
T1087 /workspace/coverage/default/17.otp_ctrl_macro_errs.3061554612 Apr 16 03:09:33 PM PDT 24 Apr 16 03:09:50 PM PDT 24 7375444537 ps
T1088 /workspace/coverage/default/32.otp_ctrl_macro_errs.2380818874 Apr 16 03:11:18 PM PDT 24 Apr 16 03:11:27 PM PDT 24 649537548 ps
T1089 /workspace/coverage/default/154.otp_ctrl_init_fail.2646852478 Apr 16 03:14:58 PM PDT 24 Apr 16 03:15:02 PM PDT 24 118320050 ps
T1090 /workspace/coverage/default/58.otp_ctrl_parallel_lc_esc.3737025681 Apr 16 03:13:14 PM PDT 24 Apr 16 03:13:24 PM PDT 24 338678899 ps
T1091 /workspace/coverage/default/92.otp_ctrl_init_fail.2781381760 Apr 16 03:14:01 PM PDT 24 Apr 16 03:14:07 PM PDT 24 126362729 ps
T1092 /workspace/coverage/default/132.otp_ctrl_parallel_lc_esc.66362475 Apr 16 03:14:40 PM PDT 24 Apr 16 03:14:52 PM PDT 24 201905638 ps
T1093 /workspace/coverage/default/263.otp_ctrl_init_fail.433951084 Apr 16 03:16:04 PM PDT 24 Apr 16 03:16:10 PM PDT 24 248402234 ps
T1094 /workspace/coverage/default/0.otp_ctrl_parallel_lc_esc.4147772662 Apr 16 03:07:36 PM PDT 24 Apr 16 03:07:43 PM PDT 24 110564430 ps
T1095 /workspace/coverage/default/35.otp_ctrl_check_fail.2130539270 Apr 16 03:11:37 PM PDT 24 Apr 16 03:12:11 PM PDT 24 2321018889 ps
T1096 /workspace/coverage/default/35.otp_ctrl_test_access.637613993 Apr 16 03:11:37 PM PDT 24 Apr 16 03:11:55 PM PDT 24 468989164 ps
T58 /workspace/coverage/default/46.otp_ctrl_check_fail.3174232386 Apr 16 03:12:46 PM PDT 24 Apr 16 03:13:07 PM PDT 24 1718033500 ps
T112 /workspace/coverage/default/297.otp_ctrl_init_fail.365757127 Apr 16 03:16:28 PM PDT 24 Apr 16 03:16:33 PM PDT 24 487800660 ps
T1097 /workspace/coverage/default/19.otp_ctrl_dai_lock.2960353387 Apr 16 03:09:40 PM PDT 24 Apr 16 03:10:09 PM PDT 24 801361505 ps
T1098 /workspace/coverage/default/61.otp_ctrl_init_fail.110679923 Apr 16 03:13:21 PM PDT 24 Apr 16 03:13:25 PM PDT 24 128110258 ps
T1099 /workspace/coverage/default/47.otp_ctrl_check_fail.2944277957 Apr 16 03:12:52 PM PDT 24 Apr 16 03:12:59 PM PDT 24 197057031 ps
T1100 /workspace/coverage/default/48.otp_ctrl_macro_errs.466430487 Apr 16 03:12:55 PM PDT 24 Apr 16 03:13:01 PM PDT 24 470750998 ps
T1101 /workspace/coverage/default/145.otp_ctrl_parallel_lc_esc.2582901825 Apr 16 03:14:55 PM PDT 24 Apr 16 03:15:25 PM PDT 24 11040030533 ps
T1102 /workspace/coverage/default/7.otp_ctrl_test_access.747669701 Apr 16 03:08:22 PM PDT 24 Apr 16 03:08:41 PM PDT 24 1110305704 ps
T1103 /workspace/coverage/default/198.otp_ctrl_init_fail.2605667144 Apr 16 03:15:49 PM PDT 24 Apr 16 03:15:54 PM PDT 24 444581882 ps
T1104 /workspace/coverage/default/5.otp_ctrl_stress_all_with_rand_reset.1428399688 Apr 16 03:08:07 PM PDT 24 Apr 16 03:17:47 PM PDT 24 94594863532 ps
T1105 /workspace/coverage/default/33.otp_ctrl_alert_test.2916872193 Apr 16 03:11:30 PM PDT 24 Apr 16 03:11:33 PM PDT 24 159039396 ps
T1106 /workspace/coverage/default/176.otp_ctrl_init_fail.1606551627 Apr 16 03:15:16 PM PDT 24 Apr 16 03:15:21 PM PDT 24 466116909 ps
T1107 /workspace/coverage/default/261.otp_ctrl_init_fail.242691301 Apr 16 03:16:06 PM PDT 24 Apr 16 03:16:10 PM PDT 24 127201006 ps
T1108 /workspace/coverage/default/18.otp_ctrl_alert_test.3236953846 Apr 16 03:09:40 PM PDT 24 Apr 16 03:09:43 PM PDT 24 70902439 ps
T1109 /workspace/coverage/default/22.otp_ctrl_parallel_lc_req.811326323 Apr 16 03:10:05 PM PDT 24 Apr 16 03:10:27 PM PDT 24 729580538 ps
T1110 /workspace/coverage/default/9.otp_ctrl_parallel_key_req.796741938 Apr 16 03:08:37 PM PDT 24 Apr 16 03:09:06 PM PDT 24 1814102960 ps
T1111 /workspace/coverage/default/42.otp_ctrl_macro_errs.2948062863 Apr 16 03:12:24 PM PDT 24 Apr 16 03:12:43 PM PDT 24 908436110 ps
T1112 /workspace/coverage/default/4.otp_ctrl_dai_errs.2105102320 Apr 16 03:07:59 PM PDT 24 Apr 16 03:08:24 PM PDT 24 995423706 ps
T1113 /workspace/coverage/default/178.otp_ctrl_init_fail.3281743339 Apr 16 03:15:16 PM PDT 24 Apr 16 03:15:22 PM PDT 24 2165438532 ps
T33 /workspace/coverage/default/33.otp_ctrl_check_fail.1507736394 Apr 16 03:11:24 PM PDT 24 Apr 16 03:11:37 PM PDT 24 347395686 ps
T1114 /workspace/coverage/default/20.otp_ctrl_macro_errs.3328161301 Apr 16 03:09:50 PM PDT 24 Apr 16 03:09:57 PM PDT 24 579465470 ps
T1115 /workspace/coverage/default/2.otp_ctrl_alert_test.896076719 Apr 16 03:07:50 PM PDT 24 Apr 16 03:07:54 PM PDT 24 871537816 ps
T1116 /workspace/coverage/default/141.otp_ctrl_parallel_lc_esc.103298368 Apr 16 03:14:48 PM PDT 24 Apr 16 03:15:09 PM PDT 24 1239330637 ps
T1117 /workspace/coverage/default/217.otp_ctrl_init_fail.1076870048 Apr 16 03:15:48 PM PDT 24 Apr 16 03:15:53 PM PDT 24 182091016 ps
T1118 /workspace/coverage/default/47.otp_ctrl_regwen.2920981059 Apr 16 03:12:49 PM PDT 24 Apr 16 03:12:56 PM PDT 24 215037829 ps
T1119 /workspace/coverage/default/7.otp_ctrl_dai_errs.1674516385 Apr 16 03:08:22 PM PDT 24 Apr 16 03:09:10 PM PDT 24 2801453021 ps
T1120 /workspace/coverage/default/250.otp_ctrl_init_fail.770176371 Apr 16 03:16:00 PM PDT 24 Apr 16 03:16:05 PM PDT 24 115034651 ps
T1121 /workspace/coverage/default/247.otp_ctrl_init_fail.4200186060 Apr 16 03:15:58 PM PDT 24 Apr 16 03:16:03 PM PDT 24 306107354 ps
T1122 /workspace/coverage/default/43.otp_ctrl_dai_errs.3649920138 Apr 16 03:12:28 PM PDT 24 Apr 16 03:12:41 PM PDT 24 770466364 ps
T1123 /workspace/coverage/default/197.otp_ctrl_init_fail.3539423891 Apr 16 03:15:42 PM PDT 24 Apr 16 03:15:46 PM PDT 24 131526422 ps
T1124 /workspace/coverage/default/169.otp_ctrl_parallel_lc_esc.4209053613 Apr 16 03:15:12 PM PDT 24 Apr 16 03:15:21 PM PDT 24 164556627 ps
T1125 /workspace/coverage/default/14.otp_ctrl_dai_errs.1408517017 Apr 16 03:09:11 PM PDT 24 Apr 16 03:09:20 PM PDT 24 175269522 ps
T81 /workspace/coverage/default/162.otp_ctrl_init_fail.3879931342 Apr 16 03:15:04 PM PDT 24 Apr 16 03:15:10 PM PDT 24 147116303 ps
T1126 /workspace/coverage/default/10.otp_ctrl_regwen.1774902798 Apr 16 03:08:41 PM PDT 24 Apr 16 03:08:51 PM PDT 24 4336187271 ps
T1127 /workspace/coverage/default/83.otp_ctrl_parallel_lc_esc.3161155889 Apr 16 03:13:50 PM PDT 24 Apr 16 03:14:00 PM PDT 24 390212909 ps
T1128 /workspace/coverage/default/212.otp_ctrl_init_fail.3134393922 Apr 16 03:15:59 PM PDT 24 Apr 16 03:16:05 PM PDT 24 528612315 ps
T1129 /workspace/coverage/default/80.otp_ctrl_init_fail.570255396 Apr 16 03:13:41 PM PDT 24 Apr 16 03:13:46 PM PDT 24 174812269 ps
T1130 /workspace/coverage/default/31.otp_ctrl_alert_test.3320964896 Apr 16 03:11:14 PM PDT 24 Apr 16 03:11:17 PM PDT 24 70778476 ps
T1131 /workspace/coverage/default/75.otp_ctrl_stress_all_with_rand_reset.3994775059 Apr 16 03:13:36 PM PDT 24 Apr 16 03:40:54 PM PDT 24 217421833051 ps
T1132 /workspace/coverage/default/220.otp_ctrl_init_fail.3024055423 Apr 16 03:15:49 PM PDT 24 Apr 16 03:15:55 PM PDT 24 178563219 ps
T1133 /workspace/coverage/default/37.otp_ctrl_smoke.86707963 Apr 16 03:11:44 PM PDT 24 Apr 16 03:11:51 PM PDT 24 2429099508 ps
T1134 /workspace/coverage/default/38.otp_ctrl_parallel_lc_req.2500398532 Apr 16 03:11:58 PM PDT 24 Apr 16 03:12:09 PM PDT 24 316638217 ps
T1135 /workspace/coverage/default/13.otp_ctrl_dai_errs.682474140 Apr 16 03:09:02 PM PDT 24 Apr 16 03:09:39 PM PDT 24 1159258030 ps
T1136 /workspace/coverage/default/124.otp_ctrl_init_fail.1517376357 Apr 16 03:14:32 PM PDT 24 Apr 16 03:14:36 PM PDT 24 189041350 ps
T1137 /workspace/coverage/default/40.otp_ctrl_check_fail.270770338 Apr 16 03:12:05 PM PDT 24 Apr 16 03:12:32 PM PDT 24 4371415577 ps
T1138 /workspace/coverage/default/70.otp_ctrl_init_fail.1578282056 Apr 16 03:13:31 PM PDT 24 Apr 16 03:13:36 PM PDT 24 1635768792 ps
T1139 /workspace/coverage/default/26.otp_ctrl_parallel_lc_req.3766923541 Apr 16 03:10:32 PM PDT 24 Apr 16 03:10:39 PM PDT 24 192490040 ps
T1140 /workspace/coverage/default/59.otp_ctrl_parallel_lc_esc.2272180642 Apr 16 03:13:22 PM PDT 24 Apr 16 03:13:30 PM PDT 24 173328684 ps
T1141 /workspace/coverage/default/40.otp_ctrl_init_fail.3204050441 Apr 16 03:12:06 PM PDT 24 Apr 16 03:12:11 PM PDT 24 437315566 ps
T1142 /workspace/coverage/default/43.otp_ctrl_parallel_lc_esc.1412273900 Apr 16 03:12:30 PM PDT 24 Apr 16 03:12:37 PM PDT 24 398673434 ps
T1143 /workspace/coverage/default/161.otp_ctrl_init_fail.3154017432 Apr 16 03:15:05 PM PDT 24 Apr 16 03:15:10 PM PDT 24 143957220 ps
T1144 /workspace/coverage/default/37.otp_ctrl_init_fail.1925488279 Apr 16 03:11:46 PM PDT 24 Apr 16 03:11:51 PM PDT 24 178492091 ps
T1145 /workspace/coverage/default/49.otp_ctrl_regwen.1539324163 Apr 16 03:13:03 PM PDT 24 Apr 16 03:13:17 PM PDT 24 5617832393 ps
T1146 /workspace/coverage/default/136.otp_ctrl_parallel_lc_esc.3671223827 Apr 16 03:14:47 PM PDT 24 Apr 16 03:14:58 PM PDT 24 632577774 ps
T1147 /workspace/coverage/default/38.otp_ctrl_stress_all.4023706132 Apr 16 03:12:03 PM PDT 24 Apr 16 03:14:12 PM PDT 24 10890549754 ps
T1148 /workspace/coverage/default/36.otp_ctrl_dai_lock.3798044892 Apr 16 03:11:51 PM PDT 24 Apr 16 03:12:06 PM PDT 24 1957052543 ps
T1149 /workspace/coverage/default/10.otp_ctrl_parallel_key_req.3854203002 Apr 16 03:08:44 PM PDT 24 Apr 16 03:08:58 PM PDT 24 6508585012 ps
T1150 /workspace/coverage/default/7.otp_ctrl_init_fail.273379280 Apr 16 03:08:14 PM PDT 24 Apr 16 03:08:19 PM PDT 24 494546386 ps
T1151 /workspace/coverage/default/14.otp_ctrl_parallel_key_req.2024242622 Apr 16 03:09:14 PM PDT 24 Apr 16 03:09:43 PM PDT 24 1107051264 ps
T1152 /workspace/coverage/default/43.otp_ctrl_macro_errs.931418566 Apr 16 03:12:28 PM PDT 24 Apr 16 03:12:50 PM PDT 24 1318204661 ps
T1153 /workspace/coverage/default/8.otp_ctrl_stress_all_with_rand_reset.1543726517 Apr 16 03:08:37 PM PDT 24 Apr 16 03:38:49 PM PDT 24 567073840107 ps
T1154 /workspace/coverage/default/7.otp_ctrl_macro_errs.1663815699 Apr 16 03:08:25 PM PDT 24 Apr 16 03:08:58 PM PDT 24 13479103210 ps
T1155 /workspace/coverage/default/21.otp_ctrl_dai_lock.430388148 Apr 16 03:09:59 PM PDT 24 Apr 16 03:10:18 PM PDT 24 2809822250 ps
T1156 /workspace/coverage/default/21.otp_ctrl_check_fail.2943117832 Apr 16 03:10:00 PM PDT 24 Apr 16 03:10:18 PM PDT 24 1598777391 ps
T1157 /workspace/coverage/default/254.otp_ctrl_init_fail.461437942 Apr 16 03:15:58 PM PDT 24 Apr 16 03:16:05 PM PDT 24 1987362381 ps
T1158 /workspace/coverage/default/171.otp_ctrl_init_fail.3997185267 Apr 16 03:15:13 PM PDT 24 Apr 16 03:15:17 PM PDT 24 357837647 ps
T1159 /workspace/coverage/default/136.otp_ctrl_init_fail.534817659 Apr 16 03:14:44 PM PDT 24 Apr 16 03:14:48 PM PDT 24 193885263 ps
T1160 /workspace/coverage/default/18.otp_ctrl_init_fail.1565941148 Apr 16 03:09:36 PM PDT 24 Apr 16 03:09:40 PM PDT 24 132652945 ps
T1161 /workspace/coverage/default/191.otp_ctrl_init_fail.2772206112 Apr 16 03:15:45 PM PDT 24 Apr 16 03:15:49 PM PDT 24 108577172 ps
T1162 /workspace/coverage/default/37.otp_ctrl_macro_errs.480383321 Apr 16 03:11:52 PM PDT 24 Apr 16 03:12:17 PM PDT 24 748483473 ps
T1163 /workspace/coverage/default/29.otp_ctrl_parallel_lc_req.869052393 Apr 16 03:10:53 PM PDT 24 Apr 16 03:11:07 PM PDT 24 363331613 ps
T1164 /workspace/coverage/default/50.otp_ctrl_init_fail.3472236693 Apr 16 03:13:09 PM PDT 24 Apr 16 03:13:14 PM PDT 24 371501806 ps
T1165 /workspace/coverage/default/94.otp_ctrl_init_fail.1275354354 Apr 16 03:14:04 PM PDT 24 Apr 16 03:14:08 PM PDT 24 561723588 ps
T1166 /workspace/coverage/default/2.otp_ctrl_stress_all_with_rand_reset.4130023351 Apr 16 03:07:54 PM PDT 24 Apr 16 03:30:24 PM PDT 24 84836663515 ps
T1167 /workspace/coverage/default/95.otp_ctrl_init_fail.761385676 Apr 16 03:14:07 PM PDT 24 Apr 16 03:14:12 PM PDT 24 198201939 ps
T1168 /workspace/coverage/default/114.otp_ctrl_parallel_lc_esc.2723065349 Apr 16 03:14:23 PM PDT 24 Apr 16 03:14:28 PM PDT 24 503310504 ps
T1169 /workspace/coverage/default/14.otp_ctrl_macro_errs.3010783370 Apr 16 03:09:13 PM PDT 24 Apr 16 03:09:30 PM PDT 24 7792320600 ps
T1170 /workspace/coverage/default/123.otp_ctrl_parallel_lc_esc.3378761372 Apr 16 03:14:30 PM PDT 24 Apr 16 03:14:43 PM PDT 24 390134200 ps
T1171 /workspace/coverage/default/66.otp_ctrl_parallel_lc_esc.1060716821 Apr 16 03:13:26 PM PDT 24 Apr 16 03:13:48 PM PDT 24 2367910019 ps
T1172 /workspace/coverage/default/46.otp_ctrl_init_fail.935174073 Apr 16 03:12:42 PM PDT 24 Apr 16 03:12:47 PM PDT 24 557803775 ps
T1173 /workspace/coverage/default/6.otp_ctrl_dai_errs.1141388473 Apr 16 03:08:13 PM PDT 24 Apr 16 03:08:37 PM PDT 24 387035820 ps
T1174 /workspace/coverage/default/129.otp_ctrl_parallel_lc_esc.4142877722 Apr 16 03:14:44 PM PDT 24 Apr 16 03:14:49 PM PDT 24 191899004 ps
T1175 /workspace/coverage/default/28.otp_ctrl_init_fail.1534278082 Apr 16 03:10:49 PM PDT 24 Apr 16 03:10:53 PM PDT 24 277958247 ps
T1176 /workspace/coverage/default/7.otp_ctrl_parallel_lc_req.1524454919 Apr 16 03:08:20 PM PDT 24 Apr 16 03:08:49 PM PDT 24 8688558357 ps
T1177 /workspace/coverage/default/19.otp_ctrl_parallel_lc_req.3725227540 Apr 16 03:09:41 PM PDT 24 Apr 16 03:09:54 PM PDT 24 353232165 ps
T1178 /workspace/coverage/default/21.otp_ctrl_dai_errs.974447992 Apr 16 03:10:01 PM PDT 24 Apr 16 03:10:12 PM PDT 24 212960700 ps
T1179 /workspace/coverage/default/46.otp_ctrl_parallel_key_req.2195766979 Apr 16 03:12:46 PM PDT 24 Apr 16 03:13:18 PM PDT 24 1445167991 ps
T215 /workspace/coverage/default/8.otp_ctrl_macro_errs.1270501616 Apr 16 03:08:30 PM PDT 24 Apr 16 03:09:16 PM PDT 24 7411966551 ps
T1180 /workspace/coverage/default/19.otp_ctrl_smoke.889180041 Apr 16 03:09:43 PM PDT 24 Apr 16 03:09:50 PM PDT 24 514676804 ps
T131 /workspace/coverage/default/43.otp_ctrl_init_fail.3402770814 Apr 16 03:12:27 PM PDT 24 Apr 16 03:12:32 PM PDT 24 141535998 ps
T1181 /workspace/coverage/default/11.otp_ctrl_regwen.4016323702 Apr 16 03:08:50 PM PDT 24 Apr 16 03:09:01 PM PDT 24 961529304 ps
T1182 /workspace/coverage/default/85.otp_ctrl_parallel_lc_esc.3682565569 Apr 16 03:13:49 PM PDT 24 Apr 16 03:13:56 PM PDT 24 575486505 ps
T1183 /workspace/coverage/default/57.otp_ctrl_init_fail.130189383 Apr 16 03:13:22 PM PDT 24 Apr 16 03:13:25 PM PDT 24 357763583 ps
T1184 /workspace/coverage/default/21.otp_ctrl_init_fail.597088742 Apr 16 03:09:59 PM PDT 24 Apr 16 03:10:04 PM PDT 24 125892040 ps
T1185 /workspace/coverage/default/55.otp_ctrl_parallel_lc_esc.1861478791 Apr 16 03:13:16 PM PDT 24 Apr 16 03:13:30 PM PDT 24 911621318 ps
T1186 /workspace/coverage/default/2.otp_ctrl_parallel_key_req.802315232 Apr 16 03:07:54 PM PDT 24 Apr 16 03:08:01 PM PDT 24 273179343 ps
T1187 /workspace/coverage/default/30.otp_ctrl_regwen.4176443072 Apr 16 03:11:07 PM PDT 24 Apr 16 03:11:15 PM PDT 24 775153000 ps
T109 /workspace/coverage/default/82.otp_ctrl_stress_all_with_rand_reset.742682878 Apr 16 03:13:52 PM PDT 24 Apr 16 03:42:39 PM PDT 24 50387662114 ps
T1188 /workspace/coverage/default/177.otp_ctrl_init_fail.3672417712 Apr 16 03:15:17 PM PDT 24 Apr 16 03:15:23 PM PDT 24 1593477498 ps
T1189 /workspace/coverage/default/70.otp_ctrl_parallel_lc_esc.2843320405 Apr 16 03:13:31 PM PDT 24 Apr 16 03:13:35 PM PDT 24 106409381 ps
T1190 /workspace/coverage/default/188.otp_ctrl_init_fail.3372069899 Apr 16 03:15:29 PM PDT 24 Apr 16 03:15:33 PM PDT 24 483274514 ps
T1191 /workspace/coverage/default/54.otp_ctrl_stress_all_with_rand_reset.2359344319 Apr 16 03:13:11 PM PDT 24 Apr 16 03:40:16 PM PDT 24 175991004686 ps
T1192 /workspace/coverage/default/163.otp_ctrl_parallel_lc_esc.196227205 Apr 16 03:15:05 PM PDT 24 Apr 16 03:15:10 PM PDT 24 125254491 ps
T1193 /workspace/coverage/default/219.otp_ctrl_init_fail.3500750263 Apr 16 03:15:50 PM PDT 24 Apr 16 03:15:56 PM PDT 24 2674107661 ps
T1194 /workspace/coverage/default/43.otp_ctrl_smoke.2043565920 Apr 16 03:12:26 PM PDT 24 Apr 16 03:12:36 PM PDT 24 3024552028 ps
T1195 /workspace/coverage/default/23.otp_ctrl_alert_test.3965864260 Apr 16 03:10:18 PM PDT 24 Apr 16 03:10:21 PM PDT 24 42644154 ps
T1196 /workspace/coverage/default/22.otp_ctrl_regwen.2785854701 Apr 16 03:10:08 PM PDT 24 Apr 16 03:10:13 PM PDT 24 424478487 ps
T1197 /workspace/coverage/default/6.otp_ctrl_smoke.2003204501 Apr 16 03:08:08 PM PDT 24 Apr 16 03:08:18 PM PDT 24 858456639 ps
T1198 /workspace/coverage/default/124.otp_ctrl_parallel_lc_esc.1464881488 Apr 16 03:14:31 PM PDT 24 Apr 16 03:14:38 PM PDT 24 375018751 ps
T247 /workspace/coverage/cover_reg_top/18.otp_ctrl_tl_intg_err.1648586980 Apr 16 02:52:10 PM PDT 24 Apr 16 02:52:22 PM PDT 24 642591284 ps
T1199 /workspace/coverage/cover_reg_top/39.otp_ctrl_intr_test.1883349824 Apr 16 02:52:21 PM PDT 24 Apr 16 02:52:25 PM PDT 24 139895570 ps
T248 /workspace/coverage/cover_reg_top/1.otp_ctrl_tl_intg_err.935766182 Apr 16 02:51:32 PM PDT 24 Apr 16 02:51:45 PM PDT 24 640866678 ps
T250 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_aliasing.622660708 Apr 16 02:51:41 PM PDT 24 Apr 16 02:51:49 PM PDT 24 617994424 ps
T1200 /workspace/coverage/cover_reg_top/4.otp_ctrl_tl_errors.2242498531 Apr 16 02:51:41 PM PDT 24 Apr 16 02:51:48 PM PDT 24 575134725 ps
T1201 /workspace/coverage/cover_reg_top/12.otp_ctrl_csr_mem_rw_with_rand_reset.2092328119 Apr 16 02:52:02 PM PDT 24 Apr 16 02:52:05 PM PDT 24 151247510 ps
T249 /workspace/coverage/cover_reg_top/15.otp_ctrl_tl_intg_err.1150629932 Apr 16 02:52:04 PM PDT 24 Apr 16 02:52:21 PM PDT 24 1203747606 ps
T367 /workspace/coverage/cover_reg_top/9.otp_ctrl_csr_mem_rw_with_rand_reset.2155225984 Apr 16 02:51:55 PM PDT 24 Apr 16 02:51:58 PM PDT 24 130121449 ps
T1202 /workspace/coverage/cover_reg_top/9.otp_ctrl_intr_test.3703755199 Apr 16 02:51:50 PM PDT 24 Apr 16 02:51:52 PM PDT 24 59102250 ps
T1203 /workspace/coverage/cover_reg_top/42.otp_ctrl_intr_test.3256959519 Apr 16 02:52:14 PM PDT 24 Apr 16 02:52:17 PM PDT 24 78204370 ps
T1204 /workspace/coverage/cover_reg_top/25.otp_ctrl_intr_test.3344748909 Apr 16 02:52:12 PM PDT 24 Apr 16 02:52:15 PM PDT 24 68034329 ps
T276 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_aliasing.2161829202 Apr 16 02:51:35 PM PDT 24 Apr 16 02:51:46 PM PDT 24 3068101837 ps
T1205 /workspace/coverage/cover_reg_top/12.otp_ctrl_tl_errors.3420060412 Apr 16 02:51:56 PM PDT 24 Apr 16 02:52:01 PM PDT 24 106361428 ps
T1206 /workspace/coverage/cover_reg_top/14.otp_ctrl_tl_errors.577352924 Apr 16 02:52:01 PM PDT 24 Apr 16 02:52:08 PM PDT 24 2639091193 ps
T1207 /workspace/coverage/cover_reg_top/41.otp_ctrl_intr_test.3153577648 Apr 16 02:52:15 PM PDT 24 Apr 16 02:52:18 PM PDT 24 507520407 ps
T307 /workspace/coverage/cover_reg_top/15.otp_ctrl_csr_rw.3942949440 Apr 16 02:52:03 PM PDT 24 Apr 16 02:52:06 PM PDT 24 628752563 ps
T345 /workspace/coverage/cover_reg_top/5.otp_ctrl_tl_intg_err.4208336880 Apr 16 02:51:47 PM PDT 24 Apr 16 02:52:06 PM PDT 24 1192239865 ps
T286 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_bit_bash.31101234 Apr 16 02:51:32 PM PDT 24 Apr 16 02:51:46 PM PDT 24 6936129522 ps
T1208 /workspace/coverage/cover_reg_top/3.otp_ctrl_mem_partial_access.106193964 Apr 16 02:51:39 PM PDT 24 Apr 16 02:51:42 PM PDT 24 70290323 ps
T349 /workspace/coverage/cover_reg_top/12.otp_ctrl_tl_intg_err.1698431357 Apr 16 02:52:06 PM PDT 24 Apr 16 02:52:27 PM PDT 24 1479139291 ps
T1209 /workspace/coverage/cover_reg_top/37.otp_ctrl_intr_test.3224255956 Apr 16 02:52:15 PM PDT 24 Apr 16 02:52:18 PM PDT 24 142180197 ps
T1210 /workspace/coverage/cover_reg_top/6.otp_ctrl_intr_test.1992053962 Apr 16 02:51:51 PM PDT 24 Apr 16 02:51:53 PM PDT 24 146222685 ps
T1211 /workspace/coverage/cover_reg_top/7.otp_ctrl_csr_mem_rw_with_rand_reset.1492541548 Apr 16 02:51:56 PM PDT 24 Apr 16 02:52:00 PM PDT 24 355518241 ps
T1212 /workspace/coverage/cover_reg_top/2.otp_ctrl_mem_walk.1010250885 Apr 16 02:51:36 PM PDT 24 Apr 16 02:51:38 PM PDT 24 124507756 ps
T1213 /workspace/coverage/cover_reg_top/24.otp_ctrl_intr_test.603941620 Apr 16 02:52:21 PM PDT 24 Apr 16 02:52:24 PM PDT 24 576487312 ps
T1214 /workspace/coverage/cover_reg_top/17.otp_ctrl_tl_errors.2295593012 Apr 16 02:52:05 PM PDT 24 Apr 16 02:52:09 PM PDT 24 129500191 ps
T353 /workspace/coverage/cover_reg_top/19.otp_ctrl_tl_intg_err.3652864938 Apr 16 02:52:09 PM PDT 24 Apr 16 02:52:27 PM PDT 24 10143720893 ps
T350 /workspace/coverage/cover_reg_top/4.otp_ctrl_tl_intg_err.2414852939 Apr 16 02:51:42 PM PDT 24 Apr 16 02:51:59 PM PDT 24 10266983842 ps
T277 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_hw_reset.1771653188 Apr 16 02:51:35 PM PDT 24 Apr 16 02:51:38 PM PDT 24 254499159 ps
T1215 /workspace/coverage/cover_reg_top/36.otp_ctrl_intr_test.3791988809 Apr 16 02:52:15 PM PDT 24 Apr 16 02:52:18 PM PDT 24 70344581 ps
T278 /workspace/coverage/cover_reg_top/5.otp_ctrl_csr_rw.3281719554 Apr 16 02:51:51 PM PDT 24 Apr 16 02:51:53 PM PDT 24 166529715 ps
T308 /workspace/coverage/cover_reg_top/11.otp_ctrl_same_csr_outstanding.4217369085 Apr 16 02:51:56 PM PDT 24 Apr 16 02:51:59 PM PDT 24 139129064 ps
T1216 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_bit_bash.3254571225 Apr 16 02:51:43 PM PDT 24 Apr 16 02:51:50 PM PDT 24 475281551 ps
T309 /workspace/coverage/cover_reg_top/18.otp_ctrl_same_csr_outstanding.216943392 Apr 16 02:52:11 PM PDT 24 Apr 16 02:52:15 PM PDT 24 90688647 ps
T1217 /workspace/coverage/cover_reg_top/13.otp_ctrl_intr_test.3470255307 Apr 16 02:52:01 PM PDT 24 Apr 16 02:52:03 PM PDT 24 46069786 ps
T1218 /workspace/coverage/cover_reg_top/8.otp_ctrl_tl_errors.2194552989 Apr 16 02:51:57 PM PDT 24 Apr 16 02:52:01 PM PDT 24 64823783 ps
T310 /workspace/coverage/cover_reg_top/4.otp_ctrl_same_csr_outstanding.4256565950 Apr 16 02:51:48 PM PDT 24 Apr 16 02:51:52 PM PDT 24 124167001 ps
T311 /workspace/coverage/cover_reg_top/15.otp_ctrl_same_csr_outstanding.431947914 Apr 16 02:52:05 PM PDT 24 Apr 16 02:52:08 PM PDT 24 413947660 ps
T1219 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_mem_rw_with_rand_reset.1499971310 Apr 16 02:51:32 PM PDT 24 Apr 16 02:51:36 PM PDT 24 90519105 ps
T1220 /workspace/coverage/cover_reg_top/20.otp_ctrl_intr_test.3667867747 Apr 16 02:52:12 PM PDT 24 Apr 16 02:52:15 PM PDT 24 581416882 ps
T1221 /workspace/coverage/cover_reg_top/38.otp_ctrl_intr_test.1516725554 Apr 16 02:52:15 PM PDT 24 Apr 16 02:52:18 PM PDT 24 74696513 ps
T1222 /workspace/coverage/cover_reg_top/6.otp_ctrl_csr_mem_rw_with_rand_reset.212893520 Apr 16 02:51:54 PM PDT 24 Apr 16 02:51:57 PM PDT 24 141247592 ps
T1223 /workspace/coverage/cover_reg_top/8.otp_ctrl_intr_test.1785507871 Apr 16 02:51:53 PM PDT 24 Apr 16 02:51:56 PM PDT 24 141234406 ps
T312 /workspace/coverage/cover_reg_top/16.otp_ctrl_csr_rw.477121798 Apr 16 02:52:05 PM PDT 24 Apr 16 02:52:08 PM PDT 24 578806778 ps
T1224 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_hw_reset.1967001915 Apr 16 02:51:35 PM PDT 24 Apr 16 02:51:39 PM PDT 24 203302667 ps
T313 /workspace/coverage/cover_reg_top/1.otp_ctrl_same_csr_outstanding.1696797742 Apr 16 02:51:34 PM PDT 24 Apr 16 02:51:38 PM PDT 24 695521333 ps
T1225 /workspace/coverage/cover_reg_top/16.otp_ctrl_tl_errors.2743148419 Apr 16 02:52:07 PM PDT 24 Apr 16 02:52:13 PM PDT 24 927490892 ps
T1226 /workspace/coverage/cover_reg_top/10.otp_ctrl_tl_errors.2366040970 Apr 16 02:51:56 PM PDT 24 Apr 16 02:52:03 PM PDT 24 530953729 ps
T1227 /workspace/coverage/cover_reg_top/14.otp_ctrl_tl_intg_err.2020236917 Apr 16 02:52:01 PM PDT 24 Apr 16 02:52:13 PM PDT 24 2510783632 ps
T279 /workspace/coverage/cover_reg_top/10.otp_ctrl_csr_rw.2451859153 Apr 16 02:51:58 PM PDT 24 Apr 16 02:52:01 PM PDT 24 45834098 ps
T1228 /workspace/coverage/cover_reg_top/46.otp_ctrl_intr_test.2237005068 Apr 16 02:52:20 PM PDT 24 Apr 16 02:52:24 PM PDT 24 551894640 ps
T280 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_aliasing.549098951 Apr 16 02:51:32 PM PDT 24 Apr 16 02:51:36 PM PDT 24 116088795 ps
T1229 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_bit_bash.856120981 Apr 16 02:51:40 PM PDT 24 Apr 16 02:51:45 PM PDT 24 324629595 ps
T1230 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_rw.3089470397 Apr 16 02:51:31 PM PDT 24 Apr 16 02:51:34 PM PDT 24 153006799 ps
T1231 /workspace/coverage/cover_reg_top/17.otp_ctrl_intr_test.429632703 Apr 16 02:52:06 PM PDT 24 Apr 16 02:52:08 PM PDT 24 143190295 ps
T1232 /workspace/coverage/cover_reg_top/1.otp_ctrl_intr_test.1725540097 Apr 16 02:51:34 PM PDT 24 Apr 16 02:51:37 PM PDT 24 54029294 ps
T314 /workspace/coverage/cover_reg_top/10.otp_ctrl_same_csr_outstanding.496293429 Apr 16 02:51:57 PM PDT 24 Apr 16 02:52:00 PM PDT 24 239553428 ps
T1233 /workspace/coverage/cover_reg_top/16.otp_ctrl_intr_test.542415919 Apr 16 02:52:07 PM PDT 24 Apr 16 02:52:09 PM PDT 24 42427688 ps
T284 /workspace/coverage/cover_reg_top/12.otp_ctrl_csr_rw.2267802575 Apr 16 02:52:00 PM PDT 24 Apr 16 02:52:03 PM PDT 24 635052630 ps
T346 /workspace/coverage/cover_reg_top/10.otp_ctrl_tl_intg_err.1265268800 Apr 16 02:51:55 PM PDT 24 Apr 16 02:52:42 PM PDT 24 19881133036 ps
T347 /workspace/coverage/cover_reg_top/6.otp_ctrl_tl_intg_err.1909516937 Apr 16 02:51:56 PM PDT 24 Apr 16 02:52:18 PM PDT 24 4926279802 ps
T1234 /workspace/coverage/cover_reg_top/0.otp_ctrl_intr_test.635290076 Apr 16 02:51:32 PM PDT 24 Apr 16 02:51:35 PM PDT 24 135817008 ps
T1235 /workspace/coverage/cover_reg_top/33.otp_ctrl_intr_test.704819322 Apr 16 02:52:11 PM PDT 24 Apr 16 02:52:15 PM PDT 24 610188434 ps
T1236 /workspace/coverage/cover_reg_top/43.otp_ctrl_intr_test.2674359028 Apr 16 02:52:20 PM PDT 24 Apr 16 02:52:23 PM PDT 24 142499945 ps
T1237 /workspace/coverage/cover_reg_top/19.otp_ctrl_csr_mem_rw_with_rand_reset.2126748062 Apr 16 02:52:12 PM PDT 24 Apr 16 02:52:17 PM PDT 24 301868974 ps
T1238 /workspace/coverage/cover_reg_top/15.otp_ctrl_csr_mem_rw_with_rand_reset.4052097154 Apr 16 02:52:04 PM PDT 24 Apr 16 02:52:08 PM PDT 24 104281489 ps
T1239 /workspace/coverage/cover_reg_top/0.otp_ctrl_tl_errors.2768813295 Apr 16 02:51:30 PM PDT 24 Apr 16 02:51:33 PM PDT 24 99504858 ps
T285 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_aliasing.1434437010 Apr 16 02:51:39 PM PDT 24 Apr 16 02:51:44 PM PDT 24 79342841 ps
T1240 /workspace/coverage/cover_reg_top/5.otp_ctrl_csr_mem_rw_with_rand_reset.3894984723 Apr 16 02:51:44 PM PDT 24 Apr 16 02:51:47 PM PDT 24 108248994 ps
T315 /workspace/coverage/cover_reg_top/13.otp_ctrl_csr_rw.1266725452 Apr 16 02:52:01 PM PDT 24 Apr 16 02:52:03 PM PDT 24 39581883 ps
T1241 /workspace/coverage/cover_reg_top/40.otp_ctrl_intr_test.2237146249 Apr 16 02:52:13 PM PDT 24 Apr 16 02:52:16 PM PDT 24 544974277 ps
T1242 /workspace/coverage/cover_reg_top/7.otp_ctrl_intr_test.2567653643 Apr 16 02:51:50 PM PDT 24 Apr 16 02:51:52 PM PDT 24 50498726 ps
T1243 /workspace/coverage/cover_reg_top/19.otp_ctrl_tl_errors.3942256276 Apr 16 02:52:19 PM PDT 24 Apr 16 02:52:27 PM PDT 24 269977024 ps
T281 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_aliasing.1219797157 Apr 16 02:51:49 PM PDT 24 Apr 16 02:51:55 PM PDT 24 146603910 ps
T287 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_rw.2094661473 Apr 16 02:51:37 PM PDT 24 Apr 16 02:51:40 PM PDT 24 84743330 ps
T348 /workspace/coverage/cover_reg_top/11.otp_ctrl_tl_intg_err.2092316307 Apr 16 02:51:57 PM PDT 24 Apr 16 02:52:17 PM PDT 24 1396476030 ps
T1244 /workspace/coverage/cover_reg_top/16.otp_ctrl_same_csr_outstanding.3323621643 Apr 16 02:52:05 PM PDT 24 Apr 16 02:52:09 PM PDT 24 114609498 ps
T1245 /workspace/coverage/cover_reg_top/5.otp_ctrl_intr_test.3564599270 Apr 16 02:51:44 PM PDT 24 Apr 16 02:51:47 PM PDT 24 74811688 ps
T1246 /workspace/coverage/cover_reg_top/18.otp_ctrl_tl_errors.3625353311 Apr 16 02:52:08 PM PDT 24 Apr 16 02:52:18 PM PDT 24 3057163731 ps
T1247 /workspace/coverage/cover_reg_top/45.otp_ctrl_intr_test.2814140799 Apr 16 02:52:15 PM PDT 24 Apr 16 02:52:18 PM PDT 24 135732022 ps
T288 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_rw.2939508754 Apr 16 02:51:49 PM PDT 24 Apr 16 02:51:52 PM PDT 24 694849505 ps
T1248 /workspace/coverage/cover_reg_top/4.otp_ctrl_mem_walk.1105710134 Apr 16 02:51:42 PM PDT 24 Apr 16 02:51:45 PM PDT 24 43787189 ps
T1249 /workspace/coverage/cover_reg_top/8.otp_ctrl_tl_intg_err.63625705 Apr 16 02:51:52 PM PDT 24 Apr 16 02:52:14 PM PDT 24 1483986348 ps
T1250 /workspace/coverage/cover_reg_top/8.otp_ctrl_csr_rw.4188541829 Apr 16 02:51:56 PM PDT 24 Apr 16 02:51:58 PM PDT 24 537632096 ps
T1251 /workspace/coverage/cover_reg_top/48.otp_ctrl_intr_test.3945331699 Apr 16 02:52:16 PM PDT 24 Apr 16 02:52:19 PM PDT 24 545583872 ps
T1252 /workspace/coverage/cover_reg_top/32.otp_ctrl_intr_test.2597427982 Apr 16 02:52:21 PM PDT 24 Apr 16 02:52:25 PM PDT 24 76519547 ps
T1253 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_hw_reset.3920682034 Apr 16 02:51:40 PM PDT 24 Apr 16 02:51:43 PM PDT 24 125927641 ps
T351 /workspace/coverage/cover_reg_top/0.otp_ctrl_tl_intg_err.310164909 Apr 16 02:51:31 PM PDT 24 Apr 16 02:51:53 PM PDT 24 2559724095 ps
T1254 /workspace/coverage/cover_reg_top/28.otp_ctrl_intr_test.1890319590 Apr 16 02:52:07 PM PDT 24 Apr 16 02:52:10 PM PDT 24 39900014 ps
T1255 /workspace/coverage/cover_reg_top/9.otp_ctrl_tl_errors.1233918392 Apr 16 02:51:48 PM PDT 24 Apr 16 02:51:54 PM PDT 24 136332577 ps
T1256 /workspace/coverage/cover_reg_top/11.otp_ctrl_tl_errors.1351703032 Apr 16 02:51:56 PM PDT 24 Apr 16 02:52:00 PM PDT 24 804347064 ps
T1257 /workspace/coverage/cover_reg_top/14.otp_ctrl_intr_test.3963469528 Apr 16 02:52:05 PM PDT 24 Apr 16 02:52:08 PM PDT 24 38929876 ps
T1258 /workspace/coverage/cover_reg_top/26.otp_ctrl_intr_test.1223386744 Apr 16 02:52:09 PM PDT 24 Apr 16 02:52:12 PM PDT 24 573268238 ps
T1259 /workspace/coverage/cover_reg_top/31.otp_ctrl_intr_test.3224558524 Apr 16 02:52:10 PM PDT 24 Apr 16 02:52:12 PM PDT 24 74765668 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%