dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 14497 1 T1 5 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 14497 1 T1 5 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 10438 1 T1 4 T2 3 T3 1
true 16959 1 T1 5 T2 5 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 11343 1 T1 4 T2 3 T3 1
true 17025 1 T1 5 T2 5 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 76 1 T39 2 T17 2 T38 2
others[1] 124 1 T5 4 T39 2 T68 2
others[2] 92 1 T102 2 T109 2 T103 2
others[3] 84 1 T17 2 T232 2 T369 2
others[4] 102 1 T17 2 T38 2 T103 6
others[5] 92 1 T5 6 T102 4 T72 2
others[6] 98 1 T5 2 T103 2 T234 2
others[7] 160 1 T39 4 T102 4 T103 2
false 14497 1 T1 5 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 70 1 T72 2 T256 2 T370 2
others[1] 90 1 T5 2 T39 2 T103 2
others[2] 74 1 T5 2 T38 2 T102 2
others[3] 124 1 T5 4 T102 2 T107 2
others[4] 96 1 T72 2 T256 2 T145 2
others[5] 86 1 T72 2 T78 4 T177 4
others[6] 102 1 T5 2 T102 2 T103 2
others[7] 120 1 T38 2 T105 4 T78 4
false 14497 1 T1 5 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 94 1 T5 2 T102 4 T103 2
others[1] 114 1 T5 6 T17 2 T103 4
others[2] 94 1 T5 6 T107 2 T72 2
others[3] 90 1 T38 2 T109 2 T103 2
others[4] 86 1 T29 2 T102 2 T72 2
others[5] 122 1 T371 2 T372 2 T373 4
others[6] 82 1 T38 2 T102 2 T104 2
others[7] 114 1 T5 4 T38 2 T102 2
false 14497 1 T1 5 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 64 1 T5 4 T102 2 T72 2
others[1] 72 1 T39 2 T102 2 T72 4
others[2] 56 1 T5 2 T109 2 T103 2
others[3] 98 1 T68 2 T72 2 T256 2
others[4] 54 1 T5 2 T109 2 T72 2
others[5] 50 1 T68 2 T72 6 T369 2
others[6] 42 1 T5 2 T17 2 T109 4
others[7] 56 1 T5 2 T68 2 T145 2
false 14497 1 T1 5 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 96 1 T39 2 T17 2 T103 2
others[1] 86 1 T5 4 T103 2 T104 2
others[2] 106 1 T5 2 T39 2 T17 4
others[3] 88 1 T5 2 T17 2 T68 2
others[4] 72 1 T5 2 T103 2 T107 2
others[5] 96 1 T102 6 T205 2 T232 2
others[6] 56 1 T103 2 T78 2 T143 2
others[7] 118 1 T5 6 T68 2 T72 4
false 14497 1 T1 5 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 50 1 T38 2 T103 2 T72 2
others[1] 44 1 T17 2 T105 2 T374 2
others[2] 40 1 T371 4 T375 2 T372 2
others[3] 48 1 T104 2 T204 4 T234 2
others[4] 36 1 T78 2 T205 2 T371 2
others[5] 30 1 T72 4 T105 2 T334 2
others[6] 46 1 T72 2 T78 2 T374 2
others[7] 50 1 T234 2 T376 2 T336 2
false 14497 1 T1 5 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 96 1 T5 2 T68 2 T102 2
others[1] 96 1 T5 2 T39 2 T102 2
others[2] 98 1 T5 2 T17 2 T72 6
others[3] 114 1 T5 4 T102 2 T72 2
others[4] 80 1 T327 2 T242 4 T177 2
others[5] 86 1 T5 2 T103 2 T72 4
others[6] 110 1 T5 2 T72 4 T78 2
others[7] 114 1 T29 2 T17 2 T38 2
false 14497 1 T1 5 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 102 1 T5 2 T17 2 T103 2
others[1] 82 1 T39 2 T78 2 T204 2
others[2] 76 1 T102 2 T103 2 T72 6
others[3] 96 1 T39 2 T78 2 T327 4
others[4] 108 1 T5 2 T17 2 T102 2
others[5] 114 1 T5 4 T17 2 T102 4
others[6] 108 1 T39 2 T17 2 T103 2
others[7] 116 1 T17 2 T105 2 T108 2
false 14497 1 T1 5 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 102 1 T5 2 T103 2 T72 2
others[1] 72 1 T5 2 T38 2 T102 2
others[2] 86 1 T68 2 T103 2 T204 2
others[3] 78 1 T5 2 T39 2 T72 4
others[4] 100 1 T5 2 T72 6 T104 2
others[5] 98 1 T102 2 T103 2 T72 2
others[6] 58 1 T78 2 T204 2 T145 2
others[7] 96 1 T17 4 T103 2 T127 2
false 14497 1 T1 5 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 90 1 T102 4 T103 2 T72 2
others[1] 70 1 T39 2 T38 2 T105 2
others[2] 78 1 T5 2 T29 2 T102 2
others[3] 72 1 T5 2 T72 2 T376 2
others[4] 84 1 T5 2 T17 2 T38 4
others[5] 64 1 T1 2 T38 2 T109 4
others[6] 84 1 T5 2 T102 2 T103 4
others[7] 90 1 T5 4 T103 2 T78 2
false 14497 1 T1 5 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 90 1 T5 2 T38 2 T105 2
others[1] 94 1 T5 2 T103 4 T234 2
others[2] 124 1 T5 2 T38 2 T72 2
others[3] 78 1 T5 2 T109 2 T72 2
others[4] 78 1 T5 2 T68 2 T103 4
others[5] 114 1 T5 4 T38 2 T102 2
others[6] 110 1 T5 2 T103 4 T72 2
others[7] 130 1 T5 2 T39 2 T38 2
false 14497 1 T1 5 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 27 1 T17 2 T13 1 T15 1
others[1] 36 1 T13 2 T14 1 T18 1
others[2] 32 1 T13 1 T15 1 T269 1
others[3] 42 1 T13 2 T15 1 T72 2
others[4] 34 1 T18 1 T176 1 T277 1
others[5] 45 1 T13 2 T129 1 T239 3
others[6] 41 1 T13 1 T269 1 T232 2
others[7] 42 1 T18 1 T19 1 T270 1
false 14497 1 T1 5 T2 4 T3 4
true 2504 1 T1 1 T4 1 T5 27


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 45 1 T13 1 T72 2 T270 1
others[1] 32 1 T13 1 T270 1 T239 2
others[2] 37 1 T18 1 T19 1 T269 2
others[3] 39 1 T13 3 T15 1 T18 1
others[4] 28 1 T13 2 T18 2 T37 1
others[5] 32 1 T13 2 T37 1 T270 2
others[6] 41 1 T14 1 T15 2 T19 1
others[7] 44 1 T17 2 T18 1 T19 1
false 11807 1 T1 5 T2 3 T3 2
true 19447 1 T1 6 T2 5 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 118 1 T5 4 T17 2 T102 2
others[1] 84 1 T17 2 T38 2 T102 2
others[2] 96 1 T5 2 T39 2 T103 2
others[3] 110 1 T5 4 T39 2 T68 2
others[4] 106 1 T39 4 T102 2 T109 2
others[5] 90 1 T103 2 T72 4 T78 2
others[6] 86 1 T103 2 T72 2 T204 2
others[7] 138 1 T5 2 T17 2 T38 2
false 7933 1 T1 3 T2 3 T3 2
true 17075 1 T1 5 T2 5 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 70 1 T5 2 T38 2 T103 2
others[1] 60 1 T38 2 T105 2 T234 2
others[2] 94 1 T5 2 T72 2 T78 2
others[3] 100 1 T5 2 T102 2 T72 2
others[4] 100 1 T102 2 T105 2 T327 2
others[5] 106 1 T72 2 T105 4 T78 4
others[6] 124 1 T39 2 T102 2 T107 2
others[7] 108 1 T5 4 T103 2 T72 2
false 7055 1 T1 1 T2 2 T3 1
true 16831 1 T1 5 T2 5 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 92 1 T102 2 T72 4 T78 4
others[1] 102 1 T5 2 T38 2 T102 2
others[2] 88 1 T5 4 T103 2 T72 2
others[3] 98 1 T5 2 T38 2 T102 4
others[4] 78 1 T5 2 T29 2 T72 2
others[5] 96 1 T5 2 T17 2 T72 2
others[6] 106 1 T5 4 T109 4 T374 2
others[7] 136 1 T5 2 T38 2 T102 2
false 7552 1 T1 2 T2 3 T3 1
true 16865 1 T1 5 T2 5 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 39 1 T5 2 T15 1 T19 1
others[1] 24 1 T18 1 T19 1 T270 1
others[2] 29 1 T13 1 T15 1 T18 1
others[3] 31 1 T72 2 T18 1 T239 2
others[4] 28 1 T13 1 T270 1 T129 1
others[5] 37 1 T5 2 T15 1 T19 1
others[6] 34 1 T13 2 T72 2 T129 2
others[7] 56 1 T13 2 T270 1 T129 1
false 11759 1 T1 5 T2 3 T3 2
true 19419 1 T1 6 T2 5 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 64 1 T109 2 T103 2 T256 2
others[1] 50 1 T5 2 T17 2 T68 2
others[2] 48 1 T5 4 T103 2 T72 2
others[3] 72 1 T5 2 T109 2 T72 2
others[4] 68 1 T39 2 T68 4 T102 4
others[5] 68 1 T109 2 T145 4 T177 6
others[6] 48 1 T5 4 T72 6 T370 2
others[7] 74 1 T72 2 T327 2 T369 4
false 9253 1 T1 5 T2 2 T3 2
true 17084 1 T1 5 T2 5 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 37 1 T13 1 T72 2 T18 1
others[1] 29 1 T14 1 T15 1 T270 1
others[2] 34 1 T19 4 T270 1 T129 1
others[3] 33 1 T19 1 T232 2 T334 2
others[4] 33 1 T19 2 T269 1 T270 1
others[5] 35 1 T15 1 T18 1 T19 1
others[6] 32 1 T129 1 T239 1 T242 2
others[7] 41 1 T102 2 T269 1 T37 1
false 11699 1 T1 5 T2 3 T3 2
true 19306 1 T1 6 T2 5 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 84 1 T102 2 T103 4 T127 2
others[1] 100 1 T5 4 T72 4 T104 2
others[2] 90 1 T5 4 T17 2 T78 2
others[3] 94 1 T102 2 T78 2 T204 2
others[4] 80 1 T5 4 T103 2 T105 2
others[5] 80 1 T39 2 T17 2 T68 2
others[6] 102 1 T5 4 T17 2 T68 2
others[7] 88 1 T39 2 T17 2 T103 2
false 7806 1 T1 1 T2 2 T3 2
true 17005 1 T1 5 T2 5 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 36 1 T19 1 T270 1 T129 2
others[1] 40 1 T269 1 T205 2 T239 2
others[2] 33 1 T13 3 T19 1 T177 2
others[3] 36 1 T19 2 T37 1 T270 1
others[4] 39 1 T18 2 T19 1 T270 1
others[5] 47 1 T13 1 T18 1 T19 2
others[6] 30 1 T5 2 T18 1 T239 2
others[7] 38 1 T13 2 T15 2 T72 2
false 11647 1 T1 5 T2 3 T3 2
true 19343 1 T1 6 T2 5 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 32 1 T108 2 T376 2 T377 2
others[1] 46 1 T105 2 T204 4 T371 4
others[2] 44 1 T78 4 T234 2 T378 2
others[3] 54 1 T72 4 T205 2 T376 2
others[4] 42 1 T104 2 T234 4 T375 2
others[5] 34 1 T17 2 T104 2 T374 2
others[6] 44 1 T38 2 T103 2 T105 2
others[7] 48 1 T72 4 T205 2 T371 2
false 9990 1 T1 3 T2 3 T3 2
true 17028 1 T1 5 T2 5 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 98 1 T72 2 T127 2 T204 2
others[1] 80 1 T72 2 T374 2 T369 2
others[2] 82 1 T5 4 T17 2 T68 2
others[3] 96 1 T5 2 T29 2 T72 2
others[4] 100 1 T5 4 T103 2 T72 2
others[5] 116 1 T39 2 T72 2 T78 2
others[6] 112 1 T5 4 T38 2 T72 6
others[7] 110 1 T17 2 T102 4 T72 2
false 7117 1 T1 4 T2 3 T3 1
true 16822 1 T1 5 T2 5 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 106 1 T5 2 T39 2 T17 2
others[1] 86 1 T39 2 T102 4 T72 2
others[2] 98 1 T5 2 T72 2 T127 2
others[3] 108 1 T17 2 T103 2 T256 4
others[4] 102 1 T17 2 T102 2 T103 2
others[5] 90 1 T39 2 T72 2 T327 2
others[6] 86 1 T5 2 T102 2 T105 2
others[7] 126 1 T5 2 T17 4 T103 4
false 7117 1 T1 4 T2 3 T3 1
true 16822 1 T1 5 T2 5 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 84 1 T72 2 T78 2 T369 2
others[1] 92 1 T5 2 T102 4 T103 2
others[2] 74 1 T5 4 T103 4 T72 2
others[3] 102 1 T127 2 T78 2 T204 2
others[4] 72 1 T17 2 T38 2 T105 2
others[5] 98 1 T5 2 T68 2 T72 2
others[6] 76 1 T17 2 T103 2 T72 4
others[7] 92 1 T39 2 T78 2 T204 2
false 6603 1 T1 1 T2 2 T3 1
true 16831 1 T1 5 T2 5 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 74 1 T1 2 T29 2 T63 2
others[1] 78 1 T5 2 T17 2 T102 4
others[2] 60 1 T38 2 T102 2 T103 2
others[3] 88 1 T103 2 T72 2 T78 2
others[4] 76 1 T5 2 T39 2 T109 2
others[5] 88 1 T5 2 T38 2 T102 2
others[6] 90 1 T5 4 T103 4 T72 2
others[7] 78 1 T5 2 T38 4 T109 2
false 6603 1 T1 1 T2 2 T3 1
true 16831 1 T1 5 T2 5 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 50 1 T5 2 T29 2 T72 6
others[1] 66 1 T5 2 T17 2 T109 2
others[2] 48 1 T127 2 T204 2 T374 2
others[3] 52 1 T68 2 T204 2 T374 2
others[4] 58 1 T103 2 T72 8 T105 2
others[5] 84 1 T38 2 T72 2 T127 2
others[6] 76 1 T109 2 T78 4 T379 2
others[7] 62 1 T109 2 T232 4 T369 2
false 7043 1 T1 3 T2 2 T3 1
true 18236 1 T1 8 T2 6 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 72 1 T5 2 T29 2 T72 2
others[1] 54 1 T103 2 T72 2 T78 2
others[2] 78 1 T38 2 T102 2 T72 2
others[3] 74 1 T68 2 T102 2 T72 4
others[4] 80 1 T5 2 T17 2 T109 2
others[5] 72 1 T5 2 T103 2 T72 2
others[6] 68 1 T5 2 T102 2 T72 4
others[7] 82 1 T232 2 T376 2 T375 2
false 7043 1 T1 3 T2 2 T3 1
true 18236 1 T1 8 T2 6 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 28 1 T129 1 T239 2 T318 2
others[1] 38 1 T13 2 T18 1 T19 2
others[2] 41 1 T13 1 T15 1 T270 2
others[3] 34 1 T269 1 T256 2 T270 1
others[4] 40 1 T5 2 T15 1 T19 1
others[5] 35 1 T5 2 T13 1 T15 1
others[6] 39 1 T269 1 T270 1 T271 1
others[7] 33 1 T15 1 T19 1 T269 1
false 11882 1 T1 5 T2 3 T3 2
true 19473 1 T1 7 T2 5 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 94 1 T5 2 T104 2 T127 2
others[1] 106 1 T5 2 T38 2 T105 2
others[2] 92 1 T5 2 T109 2 T103 6
others[3] 112 1 T5 2 T102 2 T103 8
others[4] 88 1 T5 2 T39 2 T38 2
others[5] 126 1 T5 2 T68 2 T38 2
others[6] 78 1 T5 2 T38 2 T371 2
others[7] 122 1 T5 4 T103 2 T78 2
false 7801 1 T1 1 T2 2 T3 2
true 17038 1 T1 5 T2 5 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 31 1 T15 1 T129 1 T176 1
others[1] 41 1 T5 4 T13 2 T18 1
others[2] 41 1 T271 1 T239 2 T318 1
others[3] 28 1 T13 1 T15 1 T18 1
others[4] 36 1 T13 1 T72 2 T19 1
others[5] 43 1 T15 1 T239 3 T318 2
others[6] 37 1 T72 2 T18 1 T19 2
others[7] 20 1 T13 2 T19 1 T270 1
false 14497 1 T1 5 T2 4 T3 4
true 2518 1 T1 1 T4 1 T5 28

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%