dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 14420 1 T1 8 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 14420 1 T1 8 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 10293 1 T1 4 T2 1 T3 2
true 16806 1 T1 8 T2 4 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 11210 1 T1 4 T2 1 T3 2
true 16863 1 T1 8 T2 4 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 90 1 T70 6 T128 2 T56 2
others[1] 78 1 T30 2 T32 2 T109 2
others[2] 98 1 T30 2 T70 4 T71 2
others[3] 84 1 T30 2 T31 2 T65 2
others[4] 110 1 T143 2 T192 2 T412 2
others[5] 106 1 T30 2 T70 4 T117 6
others[6] 94 1 T105 2 T70 2 T71 2
others[7] 100 1 T30 2 T70 2 T117 4
false 14420 1 T1 8 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 90 1 T70 2 T117 2 T71 2
others[1] 90 1 T116 2 T109 2 T70 2
others[2] 98 1 T30 2 T32 4 T111 2
others[3] 102 1 T109 2 T70 2 T71 2
others[4] 102 1 T109 2 T70 8 T117 2
others[5] 96 1 T70 2 T117 2 T260 2
others[6] 62 1 T117 2 T246 2 T79 2
others[7] 112 1 T110 2 T77 2 T214 2
false 14420 1 T1 8 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 70 1 T32 2 T111 2 T77 2
others[1] 94 1 T32 2 T143 2 T260 2
others[2] 110 1 T70 2 T56 2 T413 2
others[3] 84 1 T32 2 T108 2 T70 4
others[4] 96 1 T41 2 T32 2 T107 2
others[5] 88 1 T30 2 T110 2 T70 2
others[6] 64 1 T128 4 T117 2 T71 2
others[7] 110 1 T107 2 T70 4 T117 6
false 14420 1 T1 8 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 58 1 T109 2 T111 2 T70 2
others[1] 74 1 T111 2 T117 2 T71 4
others[2] 64 1 T41 2 T70 2 T143 4
others[3] 58 1 T108 2 T111 2 T128 2
others[4] 64 1 T110 2 T117 2 T71 4
others[5] 58 1 T70 2 T71 2 T260 2
others[6] 58 1 T117 2 T71 2 T260 2
others[7] 68 1 T70 2 T71 2 T413 2
false 14420 1 T1 8 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 72 1 T117 2 T71 2 T250 4
others[1] 82 1 T108 2 T109 2 T70 2
others[2] 92 1 T65 2 T32 2 T110 2
others[3] 70 1 T30 2 T65 2 T32 2
others[4] 90 1 T31 2 T41 2 T71 2
others[5] 120 1 T41 2 T116 2 T110 2
others[6] 118 1 T111 2 T70 2 T117 2
others[7] 82 1 T70 2 T250 4 T246 2
false 14420 1 T1 8 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 48 1 T192 2 T245 2 T247 2
others[1] 38 1 T32 2 T246 4 T266 2
others[2] 24 1 T117 2 T48 2 T246 2
others[3] 34 1 T166 2 T297 2 T414 2
others[4] 54 1 T32 2 T70 4 T214 2
others[5] 38 1 T31 2 T48 2 T245 2
others[6] 22 1 T157 2 T415 2 T416 2
others[7] 54 1 T192 2 T246 2 T157 4
false 14420 1 T1 8 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 102 1 T117 2 T417 2 T166 2
others[1] 100 1 T105 2 T108 2 T111 2
others[2] 100 1 T117 2 T71 2 T48 2
others[3] 94 1 T30 2 T106 2 T128 2
others[4] 126 1 T70 4 T56 2 T117 2
others[5] 112 1 T31 2 T137 2 T117 2
others[6] 78 1 T110 4 T70 2 T117 2
others[7] 160 1 T30 2 T32 2 T107 2
false 14420 1 T1 8 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 80 1 T418 4 T250 4 T246 2
others[1] 78 1 T70 4 T117 4 T71 2
others[2] 106 1 T70 4 T77 2 T128 2
others[3] 96 1 T31 2 T137 2 T56 2
others[4] 92 1 T107 2 T70 4 T56 2
others[5] 80 1 T70 2 T117 4 T192 2
others[6] 86 1 T108 2 T70 2 T77 2
others[7] 98 1 T105 2 T108 2 T56 2
false 14420 1 T1 8 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 96 1 T70 4 T117 2 T71 4
others[1] 80 1 T104 2 T71 2 T419 2
others[2] 68 1 T30 2 T111 2 T117 2
others[3] 94 1 T32 2 T106 4 T108 2
others[4] 78 1 T30 2 T111 2 T71 2
others[5] 72 1 T107 2 T56 2 T117 2
others[6] 100 1 T108 2 T250 4 T420 2
others[7] 120 1 T111 2 T117 4 T71 2
false 14420 1 T1 8 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 94 1 T117 2 T71 2 T48 2
others[1] 96 1 T107 2 T117 2 T71 4
others[2] 108 1 T109 2 T70 2 T117 2
others[3] 74 1 T260 4 T48 2 T192 2
others[4] 96 1 T77 2 T358 2 T421 2
others[5] 100 1 T106 2 T70 2 T71 2
others[6] 86 1 T117 4 T71 2 T418 2
others[7] 102 1 T104 2 T110 4 T70 4
false 14420 1 T1 8 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 70 1 T30 2 T41 2 T32 2
others[1] 88 1 T105 2 T70 2 T117 2
others[2] 84 1 T65 2 T116 2 T109 2
others[3] 94 1 T108 2 T70 4 T117 2
others[4] 78 1 T110 2 T70 2 T143 2
others[5] 86 1 T116 2 T70 2 T117 2
others[6] 84 1 T70 6 T192 4 T246 6
others[7] 108 1 T70 4 T117 4 T143 2
false 14420 1 T1 8 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 29 1 T13 2 T152 1 T151 1
others[1] 38 1 T13 2 T71 2 T152 3
others[2] 39 1 T151 1 T140 1 T422 2
others[3] 34 1 T152 1 T151 2 T140 1
others[4] 34 1 T3 2 T155 1 T21 1
others[5] 35 1 T70 4 T16 1 T151 1
others[6] 29 1 T246 2 T366 2 T287 1
others[7] 32 1 T7 1 T140 1 T412 2
false 14419 1 T1 8 T2 4 T3 4
true 2346 1 T3 1 T6 1 T53 2


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 21 1 T13 1 T152 1 T21 1
others[1] 34 1 T152 1 T151 1 T251 1
others[2] 40 1 T3 2 T7 1 T13 2
others[3] 28 1 T152 2 T22 1 T18 2
others[4] 37 1 T13 1 T22 1 T57 2
others[5] 32 1 T70 2 T71 2 T151 2
others[6] 32 1 T151 1 T246 2 T422 2
others[7] 46 1 T70 2 T152 1 T151 2
false 11654 1 T1 4 T2 2 T3 3
true 19169 1 T1 8 T2 5 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 96 1 T70 2 T117 2 T423 2
others[1] 86 1 T70 6 T143 2 T245 2
others[2] 88 1 T30 2 T71 6 T192 2
others[3] 94 1 T30 2 T70 2 T71 2
others[4] 88 1 T30 2 T56 2 T71 2
others[5] 92 1 T31 2 T105 2 T109 2
others[6] 96 1 T30 2 T32 2 T128 2
others[7] 120 1 T30 2 T65 2 T70 8
false 7921 1 T1 4 T2 2 T3 3
true 16925 1 T1 8 T2 5 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 104 1 T70 2 T117 2 T71 4
others[1] 78 1 T32 2 T109 2 T70 2
others[2] 78 1 T70 4 T246 8 T247 2
others[3] 110 1 T32 2 T109 2 T117 2
others[4] 78 1 T30 2 T70 2 T214 2
others[5] 94 1 T111 2 T70 6 T117 2
others[6] 78 1 T250 2 T412 2 T246 2
others[7] 132 1 T116 2 T109 2 T110 2
false 6893 1 T1 3 T2 1 T3 2
true 16677 1 T1 8 T2 4 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 84 1 T110 2 T70 2 T128 2
others[1] 64 1 T117 4 T413 2 T250 2
others[2] 82 1 T41 2 T111 2 T56 2
others[3] 108 1 T110 2 T77 2 T56 2
others[4] 78 1 T30 2 T32 2 T70 4
others[5] 96 1 T107 2 T128 2 T117 4
others[6] 100 1 T32 6 T108 2 T70 2
others[7] 104 1 T107 2 T70 4 T117 2
false 7414 1 T1 3 T2 1 T3 2
true 16698 1 T1 8 T2 4 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 30 1 T151 1 T422 2 T424 1
others[1] 26 1 T155 1 T420 2 T422 1
others[2] 29 1 T13 1 T152 2 T151 1
others[3] 21 1 T109 2 T260 2 T151 1
others[4] 32 1 T13 1 T151 1 T424 1
others[5] 28 1 T13 1 T128 2 T152 1
others[6] 37 1 T116 2 T71 2 T422 1
others[7] 35 1 T13 1 T109 2 T151 1
false 11585 1 T1 4 T2 2 T3 3
true 19143 1 T1 8 T2 5 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 50 1 T110 2 T70 6 T128 2
others[1] 66 1 T41 2 T111 4 T143 2
others[2] 44 1 T71 2 T250 2 T246 2
others[3] 64 1 T111 2 T71 2 T413 2
others[4] 70 1 T71 2 T192 2 T250 4
others[5] 68 1 T70 2 T71 4 T250 4
others[6] 70 1 T108 2 T117 2 T71 4
others[7] 70 1 T109 2 T117 4 T260 2
false 9126 1 T1 4 T2 2 T3 3
true 16903 1 T1 8 T2 5 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 30 1 T151 1 T140 1 T251 1
others[1] 34 1 T13 1 T140 1 T422 2
others[2] 31 1 T7 1 T109 2 T151 1
others[3] 30 1 T152 1 T151 1 T250 2
others[4] 39 1 T70 2 T143 2 T140 1
others[5] 37 1 T151 1 T246 2 T360 1
others[6] 33 1 T7 1 T70 2 T117 2
others[7] 37 1 T7 1 T109 2 T71 2
false 11535 1 T1 4 T2 2 T3 3
true 19084 1 T1 8 T2 5 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 70 1 T30 2 T108 2 T250 2
others[1] 76 1 T31 2 T41 2 T32 2
others[2] 96 1 T109 2 T111 2 T71 2
others[3] 106 1 T110 2 T70 4 T71 4
others[4] 66 1 T32 2 T70 2 T413 2
others[5] 106 1 T65 2 T110 2 T70 4
others[6] 74 1 T70 2 T143 2 T250 4
others[7] 132 1 T65 2 T41 2 T116 2
false 7843 1 T1 4 T2 2 T3 3
true 16831 1 T1 8 T2 5 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 35 1 T152 1 T422 1 T167 1
others[1] 26 1 T152 1 T140 1 T184 1
others[2] 29 1 T13 1 T152 1 T425 2
others[3] 40 1 T151 2 T155 1 T192 2
others[4] 28 1 T152 1 T155 1 T251 1
others[5] 23 1 T7 1 T151 2 T251 1
others[6] 24 1 T192 2 T22 1 T167 1
others[7] 29 1 T13 1 T70 2 T16 1
false 11494 1 T1 4 T2 2 T3 3
true 19101 1 T1 8 T2 5 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 34 1 T31 2 T48 2 T245 2
others[1] 54 1 T32 2 T117 2 T246 2
others[2] 36 1 T48 2 T247 2 T157 2
others[3] 38 1 T297 2 T426 2 T427 4
others[4] 38 1 T70 2 T246 2 T426 2
others[5] 30 1 T214 2 T415 2 T427 2
others[6] 36 1 T245 2 T265 2 T428 2
others[7] 46 1 T32 2 T70 2 T192 4
false 9908 1 T1 4 T2 2 T3 3
true 16885 1 T1 8 T2 5 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 96 1 T110 2 T137 2 T56 2
others[1] 96 1 T30 2 T105 2 T70 2
others[2] 126 1 T56 2 T117 4 T71 4
others[3] 86 1 T108 2 T70 4 T117 2
others[4] 92 1 T31 2 T70 2 T128 2
others[5] 114 1 T117 4 T48 2 T413 2
others[6] 114 1 T30 2 T106 2 T109 2
others[7] 148 1 T32 2 T107 2 T110 2
false 7111 1 T1 4 T2 1 T3 2
true 16682 1 T1 8 T2 4 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 88 1 T77 2 T117 2 T192 2
others[1] 84 1 T105 2 T108 2 T70 2
others[2] 82 1 T108 2 T70 2 T137 2
others[3] 100 1 T70 2 T128 2 T56 6
others[4] 92 1 T31 2 T70 4 T117 2
others[5] 78 1 T70 2 T117 2 T71 2
others[6] 84 1 T70 2 T77 2 T117 2
others[7] 108 1 T107 2 T70 2 T117 2
false 7111 1 T1 4 T2 1 T3 2
true 16682 1 T1 8 T2 4 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 96 1 T108 2 T111 2 T117 6
others[1] 86 1 T106 2 T117 2 T250 6
others[2] 88 1 T30 2 T106 2 T111 2
others[3] 74 1 T70 2 T117 2 T71 2
others[4] 86 1 T111 2 T71 2 T250 4
others[5] 100 1 T104 2 T108 2 T56 2
others[6] 76 1 T30 2 T70 2 T192 2
others[7] 102 1 T32 2 T107 2 T110 2
false 6460 1 T1 2 T2 1 T3 2
true 16659 1 T1 8 T2 4 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 94 1 T110 2 T117 2 T71 4
others[1] 92 1 T104 2 T71 2 T260 2
others[2] 84 1 T70 4 T260 2 T250 8
others[3] 108 1 T70 2 T117 2 T71 2
others[4] 92 1 T107 2 T71 4 T192 2
others[5] 94 1 T106 2 T70 2 T77 2
others[6] 90 1 T109 2 T77 2 T117 4
others[7] 102 1 T110 2 T117 2 T71 2
false 6460 1 T1 2 T2 1 T3 2
true 16659 1 T1 8 T2 4 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 74 1 T110 2 T71 6 T246 2
others[1] 78 1 T111 2 T117 2 T412 2
others[2] 52 1 T70 2 T117 2 T192 2
others[3] 66 1 T70 2 T192 2 T250 2
others[4] 66 1 T65 2 T214 2 T71 2
others[5] 82 1 T248 2 T143 2 T412 2
others[6] 46 1 T30 2 T70 2 T214 2
others[7] 66 1 T32 2 T70 2 T413 2
false 6986 1 T1 3 T2 1 T3 2
true 18150 1 T1 8 T2 4 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 64 1 T110 2 T117 2 T214 2
others[1] 58 1 T32 2 T70 2 T192 2
others[2] 64 1 T32 2 T128 2 T429 2
others[3] 74 1 T117 2 T413 2 T412 2
others[4] 82 1 T111 2 T71 2 T192 2
others[5] 66 1 T32 2 T248 2 T70 4
others[6] 50 1 T117 2 T71 2 T192 4
others[7] 98 1 T105 2 T117 2 T413 2
false 6986 1 T1 3 T2 1 T3 2
true 18150 1 T1 8 T2 4 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 31 1 T152 1 T155 1 T167 1
others[1] 34 1 T70 2 T140 1 T382 1
others[2] 30 1 T151 1 T155 1 T22 1
others[3] 25 1 T117 2 T155 1 T251 1
others[4] 49 1 T13 2 T109 2 T128 2
others[5] 33 1 T140 1 T155 2 T422 2
others[6] 38 1 T7 3 T13 1 T152 2
others[7] 37 1 T109 2 T151 1 T422 2
false 11742 1 T1 4 T2 2 T3 3
true 19217 1 T1 8 T2 5 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 84 1 T70 2 T128 2 T56 2
others[1] 94 1 T30 2 T32 2 T110 2
others[2] 82 1 T70 2 T117 2 T71 2
others[3] 102 1 T116 2 T109 2 T70 4
others[4] 86 1 T65 2 T106 2 T116 2
others[5] 92 1 T105 2 T108 2 T70 4
others[6] 64 1 T41 2 T71 2 T250 2
others[7] 88 1 T70 6 T143 4 T250 2
false 7839 1 T1 4 T2 2 T3 3
true 16879 1 T1 8 T2 5 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 26 1 T13 2 T109 4 T155 1
others[1] 28 1 T128 2 T155 1 T422 2
others[2] 34 1 T116 2 T71 2 T260 2
others[3] 27 1 T152 1 T140 1 T157 2
others[4] 31 1 T152 1 T422 1 T22 2
others[5] 27 1 T13 1 T151 1 T422 1
others[6] 24 1 T13 1 T151 3 T420 2
others[7] 41 1 T151 1 T422 4 T167 1
false 14420 1 T1 8 T2 4 T3 4
true 2365 1 T3 1 T6 1 T53 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%