Unified Coverage Report

Go previous page

ASSERTIONS	CATEGORY	SEVERITY	ATTEMPTS	REAL SUCCESSES	FAILURES	INCOMPLETE
tb.dut.prim_tlul_assert_device.gen_assert_final[14].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[150].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[151].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[152].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[153].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[154].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[155].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[156].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[157].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[158].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[159].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[15].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[160].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[161].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[162].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[163].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[164].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[165].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[166].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[167].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[168].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[169].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[16].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[170].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[171].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[172].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[173].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[174].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[175].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[176].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[177].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[178].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[179].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[17].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[180].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[181].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[182].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[183].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[184].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[185].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[186].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[187].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[188].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[189].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[18].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[190].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[191].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[192].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[193].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[194].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[195].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[196].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[197].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[198].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[199].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[19].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[1].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[200].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[201].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[202].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[203].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[204].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[205].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[206].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[207].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[208].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[209].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[20].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[210].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[211].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[212].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[213].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[214].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[215].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[216].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[217].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[218].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[219].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[21].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[220].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[221].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[222].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[223].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[224].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[225].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[226].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[227].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[228].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[229].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[22].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[230].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[231].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[232].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[233].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[234].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[235].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[236].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[237].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[238].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[239].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[23].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[240].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[241].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[242].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[243].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[244].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[245].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[246].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[247].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[248].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[249].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[24].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[250].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[251].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[252].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[253].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[254].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[255].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[25].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[26].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[27].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[28].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[29].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[2].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[30].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[31].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[32].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[33].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[34].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[35].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[36].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[37].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[38].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[39].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[3].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[40].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[41].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[42].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[43].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[44].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[45].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[46].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[47].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[48].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[49].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[4].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[50].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[51].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[52].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[53].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[54].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[55].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[56].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[57].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[58].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[59].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[5].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[60].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[61].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[62].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[63].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[64].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[65].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[66].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[67].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[68].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[69].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[6].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[70].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[71].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[72].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[73].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[74].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[75].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[76].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[77].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[78].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[79].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[7].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[80].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[81].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[82].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[83].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[84].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[85].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[86].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[87].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[88].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[89].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[8].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[90].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[91].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[92].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[93].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[94].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[95].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[96].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[97].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[98].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[99].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_assert_final[9].noOutstandingReqsAtEndOfSim_A	0	0	1326	1326	0	0
tb.dut.prim_tlul_assert_device.gen_device.aDataKnown_M	0	0	502087555	29893047	0	0
tb.dut.prim_tlul_assert_device.gen_device.addrSizeAlignedErr_A	0	0	502086640	3082509	0	0
tb.dut.prim_tlul_assert_device.gen_device.contigMask_M	0	0	502087555	92085	0	0
tb.dut.prim_tlul_assert_device.gen_device.dDataKnown_A	0	0	502087555	103203	0	0
tb.dut.prim_tlul_assert_device.gen_device.legalAOpcodeErr_A	0	0	502086640	3380433	0	0
tb.dut.prim_tlul_assert_device.gen_device.legalAParam_M	0	0	502087555	38065567	0	0
tb.dut.prim_tlul_assert_device.gen_device.legalDParam_A	0	0	502087555	35803908	0	0
tb.dut.prim_tlul_assert_device.gen_device.pendingReqPerSrc_M	0	0	502087555	38065567	0	0
tb.dut.prim_tlul_assert_device.gen_device.respMustHaveReq_A	0	0	502087555	35803908	0	0
tb.dut.prim_tlul_assert_device.gen_device.respOpcode_A	0	0	502087555	35803908	0	0
tb.dut.prim_tlul_assert_device.gen_device.respSzEqReqSz_A	0	0	502087555	35803908	0	0
tb.dut.prim_tlul_assert_device.gen_device.sizeGTEMaskErr_A	0	0	502086640	2310008	0	0
tb.dut.prim_tlul_assert_device.gen_device.sizeMatchesMaskErr_A	0	0	502086640	1890503	0	0
tb.dut.prim_tlul_assert_device.p_dbw.TlDbw_A	0	0	1326	1326	0	0
tb.dut.u_edn_arb.CheckHotOne_A	0	0	498920493	498060351	0	0
tb.dut.u_edn_arb.CheckNGreaterZero_A	0	0	1151	1151	0	0
tb.dut.u_edn_arb.GntImpliesReady_A	0	0	498920493	283230	0	0
tb.dut.u_edn_arb.GntImpliesValid_A	0	0	498920493	283230	0	0
tb.dut.u_edn_arb.GrantKnown_A	0	0	498920493	498060351	0	0
tb.dut.u_edn_arb.IdxKnown_A	0	0	498920493	498060351	0	0
tb.dut.u_edn_arb.IndexIsCorrect_A	0	0	498920493	283230	0	0
tb.dut.u_edn_arb.LockArbDecision_A	0	0	498920493	17507951	0	0
tb.dut.u_edn_arb.NoReadyValidNoGrant_A	0	0	498920493	480253735	0	0
tb.dut.u_edn_arb.ReadyAndValidImplyGrant_A	0	0	498920493	283230	0	0
tb.dut.u_edn_arb.ReqAndReadyImplyGrant_A	0	0	498920493	283230	0	0
tb.dut.u_edn_arb.ReqImpliesValid_A	0	0	498920493	17806616	0	0
tb.dut.u_edn_arb.ReqStaysHighUntilGranted0_M	0	0	498920493	17507951	0	0
tb.dut.u_edn_arb.ValidKnown_A	0	0	498920493	498060351	0	0
tb.dut.u_intr_error.IntrTKind_A	0	0	1151	1151	0	0
tb.dut.u_intr_operation_done.IntrTKind_A	0	0	1151	1151	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.CheckCommands0_A	0	0	498920493	11925	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.CheckCommands1_A	0	0	498920493	1492877	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.NoWrapArounds_A	0	0	498920493	4424863	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.SecDecWidth_A	0	0	1151	1151	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.CannotHaveEccAndParity_A	0	0	1151	1151	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.DataBitsPerMaskCheck_A	0	0	1151	1151	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[0].MaskCheck_A	0	0	498920493	781056	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[10].MaskCheck_A	0	0	498920493	781056	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[11].MaskCheck_A	0	0	498920493	781056	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[12].MaskCheck_A	0	0	498920493	781056	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[13].MaskCheck_A	0	0	498920493	781056	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[14].MaskCheck_A	0	0	498920493	781056	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[15].MaskCheck_A	0	0	498920493	781056	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[16].MaskCheck_A	0	0	498920493	781056	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[17].MaskCheck_A	0	0	498920493	781056	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[18].MaskCheck_A	0	0	498920493	781056	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[19].MaskCheck_A	0	0	498920493	781056	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[1].MaskCheck_A	0	0	498920493	781056	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[20].MaskCheck_A	0	0	498920493	781056	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[21].MaskCheck_A	0	0	498920493	781056	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[2].MaskCheck_A	0	0	498920493	781056	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[3].MaskCheck_A	0	0	498920493	781056	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[4].MaskCheck_A	0	0	498920493	781056	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[5].MaskCheck_A	0	0	498920493	781056	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[6].MaskCheck_A	0	0	498920493	781056	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[7].MaskCheck_A	0	0	498920493	781056	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[8].MaskCheck_A	0	0	498920493	781056	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_prim_ram_1p_adv.u_mem.gen_generic.u_impl_generic.gen_wmask[9].MaskCheck_A	0	0	498920493	781056	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.en2addrHit	0	0	502086640	107016	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.reAfterRv	0	0	502086640	107016	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.rePulse	0	0	502086640	28388	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.u_chk.PayLoadWidthCheck	0	0	1326	1326	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.u_reg_if.AllowedLatency_A	0	0	1326	1326	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.u_reg_if.MatchedWidthAssert	0	0	1326	1326	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.u_reg_if.u_err.dataWidthOnly32_A	0	0	1326	1326	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.u_reg_if.u_rsp_intg_gen.DataWidthCheck_A	0	0	1326	1326	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.u_reg_if.u_rsp_intg_gen.PayLoadWidthCheck	0	0	1326	1326	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.u_rsp_intg_gen.DataWidthCheck_A	0	0	1326	1326	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.u_rsp_intg_gen.PayLoadWidthCheck	0	0	1326	1326	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_reg_top.wePulse	0	0	502086640	78628	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_state_regs.AssertConnected_A	0	0	1151	1151	0	0
tb.dut.u_otp.gen_generic.u_impl_generic.u_state_regs_A	0	0	498920493	498060351	0	0
tb.dut.u_otp_arb.CheckHotOne_A	0	0	498920493	498060351	0	0
tb.dut.u_otp_arb.CheckNGreaterZero_A	0	0	1151	1151	0	0
tb.dut.u_otp_arb.GntImpliesReady_A	0	0	498920493	1504802	0	0
tb.dut.u_otp_arb.GntImpliesValid_A	0	0	498920493	1504802	0	0
tb.dut.u_otp_arb.GrantKnown_A	0	0	498920493	498060351	0	0
tb.dut.u_otp_arb.IdxKnown_A	0	0	498920493	498060351	0	0
tb.dut.u_otp_arb.IndexIsCorrect_A	0	0	498920493	1504802	0	0
tb.dut.u_otp_arb.LockArbDecision_A	0	0	498920493	6859806	0	0
tb.dut.u_otp_arb.NoReadyValidNoGrant_A	0	0	498920493	8524000	0	0
tb.dut.u_otp_arb.ReadyAndValidImplyGrant_A	0	0	498920493	1504802	0	0
tb.dut.u_otp_arb.ReqAndReadyImplyGrant_A	0	0	498920493	1504802	0	0
tb.dut.u_otp_arb.ReqImpliesValid_A	0	0	498920493	8366159	0	0
tb.dut.u_otp_arb.ReqStaysHighUntilGranted0_M	0	0	498920493	6859806	0	0
tb.dut.u_otp_arb.ValidKnown_A	0	0	498920493	498060351	0	0
tb.dut.u_otp_arb.gen_data_port_assertion.DataFlow_A	0	0	498920493	1504802	0	0
tb.dut.u_otp_ctrl_dai.CheckNativeOtpWidth0_A	0	0	1151	1151	0	0
tb.dut.u_otp_ctrl_dai.CheckNativeOtpWidth1_A	0	0	1151	1151	0	0
tb.dut.u_otp_ctrl_dai.DaiIdleKnown_A	0	0	498920493	498060351	0	0
tb.dut.u_otp_ctrl_dai.DaiRdataKnown_A	0	0	498920493	498060351	0	0
tb.dut.u_otp_ctrl_dai.ErrorKnown_A	0	0	498920493	498060351	0	0
tb.dut.u_otp_ctrl_dai.InitDoneKnown_A	0	0	498920493	498060351	0	0
tb.dut.u_otp_ctrl_dai.OtpAddrKnown_A	0	0	498920493	498060351	0	0
tb.dut.u_otp_ctrl_dai.OtpCmdKnown_A	0	0	498920493	498060351	0	0
tb.dut.u_otp_ctrl_dai.OtpErrorState_A	0	0	498920493	333	0	0
tb.dut.u_otp_ctrl_dai.OtpReqKnown_A	0	0	498920493	498060351	0	0
tb.dut.u_otp_ctrl_dai.OtpSizeKnown_A	0	0	498920493	498060351	0	0
tb.dut.u_otp_ctrl_dai.OtpWdataKnown_A	0	0	498920493	498060351	0	0
tb.dut.u_otp_ctrl_dai.PartInitReqKnown_A	0	0	498920493	498060351	0	0
tb.dut.u_otp_ctrl_dai.PartSelMustBeOnehot_A	0	0	498920493	498060351	0	0
tb.dut.u_otp_ctrl_dai.ScrmblBlockWidthGe8_A	0	0	498920493	498060351	0	0
tb.dut.u_otp_ctrl_dai.ScrmblCmdKnown_A	0	0	498920493	498060351	0	0
tb.dut.u_otp_ctrl_dai.ScrmblDataKnown_A	0	0	498920493	498060351	0	0
tb.dut.u_otp_ctrl_dai.ScrmblModeKnown_A	0	0	498920493	498060351	0	0

Go next page

	ASSERT	PROPERTIES	SEQUENCES
Total	1450	0	20
Category 0	1450	0	20

	ASSERT	PROPERTIES	SEQUENCES
Total	1450	0	20
Severity 0	1450	0	20

	NUMBER	PERCENT
Total Number	1450	100.00
Uncovered	54	3.72
Success	1396	96.28
Failure	0	0.00
Incomplete	11	0.76
Without Attempts	5	0.34

	NUMBER	PERCENT
Total Number	20	100.00
Uncovered	0	0.00
All Matches	20	100.00
First Matches	20	100.00