Summary for Variable dai_access_cmd
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
3 |
0 |
3 |
100.00 |
User Defined Bins for dai_access_cmd
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
dai_digest |
2259 |
1 |
|
|
T1 |
6 |
|
T3 |
1 |
|
T4 |
1 |
dai_wr |
4093 |
1 |
|
|
T1 |
7 |
|
T2 |
2 |
|
T3 |
5 |
dai_rd |
7259 |
1 |
|
|
T1 |
11 |
|
T2 |
1 |
|
T3 |
5 |
Summary for Variable lc_creator_seed_sw_rw_en
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for lc_creator_seed_sw_rw_en
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
6257 |
1 |
|
|
T1 |
13 |
|
T4 |
23 |
|
T34 |
7 |
auto[1] |
7354 |
1 |
|
|
T1 |
11 |
|
T2 |
3 |
|
T3 |
11 |
Summary for Cross dai_access_secret2
Samples crossed: lc_creator_seed_sw_rw_en dai_access_cmd
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
6 |
0 |
6 |
100.00 |
|
Automatically Generated Cross Bins for dai_access_secret2
Bins
lc_creator_seed_sw_rw_en | dai_access_cmd | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
dai_digest |
1280 |
1 |
|
|
T1 |
3 |
|
T4 |
1 |
|
T34 |
2 |
auto[0] |
dai_wr |
1485 |
1 |
|
|
T1 |
5 |
|
T4 |
2 |
|
T34 |
2 |
auto[0] |
dai_rd |
3492 |
1 |
|
|
T1 |
5 |
|
T4 |
20 |
|
T34 |
3 |
auto[1] |
dai_digest |
979 |
1 |
|
|
T1 |
3 |
|
T3 |
1 |
|
T34 |
1 |
auto[1] |
dai_wr |
2608 |
1 |
|
|
T1 |
2 |
|
T2 |
2 |
|
T3 |
5 |
auto[1] |
dai_rd |
3767 |
1 |
|
|
T1 |
6 |
|
T2 |
1 |
|
T3 |
5 |