dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 13994 1 T1 4 T2 161 T3 12


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 13994 1 T1 4 T2 161 T3 12


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 10045 1 T1 3 T2 114 T3 7
true 16402 1 T1 6 T2 168 T3 12


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 10887 1 T1 3 T2 125 T3 9
true 16457 1 T1 6 T2 168 T3 12


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 86 1 T2 4 T95 2 T98 4
others[1] 100 1 T2 4 T5 2 T9 2
others[2] 80 1 T3 2 T94 2 T103 2
others[3] 90 1 T97 2 T98 4 T63 2
others[4] 104 1 T94 2 T98 2 T219 2
others[5] 66 1 T96 2 T98 4 T201 2
others[6] 100 1 T2 6 T373 2 T202 2
others[7] 104 1 T9 2 T98 2 T99 2
false 13994 1 T1 4 T2 161 T3 12


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 78 1 T97 2 T203 2 T374 2
others[1] 86 1 T2 2 T9 2 T103 4
others[2] 86 1 T2 2 T96 2 T103 2
others[3] 98 1 T2 2 T94 2 T96 2
others[4] 70 1 T2 2 T10 2 T93 2
others[5] 86 1 T87 2 T98 2 T375 2
others[6] 98 1 T9 2 T95 2 T103 2
others[7] 108 1 T2 2 T97 2 T98 4
false 13994 1 T1 4 T2 161 T3 12


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 64 1 T98 4 T100 2 T376 2
others[1] 84 1 T2 2 T9 2 T94 2
others[2] 80 1 T2 2 T9 2 T103 2
others[3] 106 1 T9 2 T100 2 T203 2
others[4] 100 1 T2 2 T5 2 T97 2
others[5] 92 1 T9 2 T98 2 T100 2
others[6] 72 1 T2 2 T95 2 T125 4
others[7] 100 1 T2 4 T10 2 T98 4
false 13994 1 T1 4 T2 161 T3 12


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 42 1 T2 2 T98 4 T200 2
others[1] 54 1 T2 2 T99 2 T125 4
others[2] 46 1 T103 2 T111 2 T263 2
others[3] 64 1 T2 2 T3 2 T5 2
others[4] 56 1 T203 2 T375 2 T377 2
others[5] 48 1 T2 4 T98 6 T158 2
others[6] 44 1 T203 2 T210 2 T122 2
others[7] 70 1 T3 2 T125 2 T375 2
false 13994 1 T1 4 T2 161 T3 12


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 88 1 T96 2 T98 2 T378 2
others[1] 72 1 T2 2 T5 2 T203 2
others[2] 98 1 T2 2 T98 2 T332 2
others[3] 84 1 T96 2 T98 2 T203 2
others[4] 110 1 T95 2 T106 2 T203 2
others[5] 90 1 T379 2 T263 2 T122 2
others[6] 64 1 T5 2 T96 2 T97 2
others[7] 100 1 T3 2 T93 2 T98 2
false 13994 1 T1 4 T2 161 T3 12


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 28 1 T98 2 T234 2 T267 2
others[1] 36 1 T98 2 T236 2 T380 2
others[2] 28 1 T381 2 T382 2 T383 2
others[3] 30 1 T384 2 T385 2 T386 2
others[4] 38 1 T93 2 T100 2 T121 2
others[5] 22 1 T387 2 T122 2 T388 2
others[6] 40 1 T2 2 T96 2 T121 2
others[7] 52 1 T2 2 T96 4 T100 2
false 13994 1 T1 4 T2 161 T3 12


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 92 1 T3 2 T103 2 T234 2
others[1] 84 1 T2 4 T95 2 T97 2
others[2] 92 1 T2 2 T5 2 T9 2
others[3] 98 1 T2 2 T93 2 T95 2
others[4] 70 1 T94 2 T95 2 T60 2
others[5] 78 1 T2 2 T87 4 T219 4
others[6] 112 1 T2 8 T96 2 T203 4
others[7] 134 1 T2 2 T87 2 T202 2
false 13994 1 T1 4 T2 161 T3 12


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 80 1 T95 2 T96 2 T98 2
others[1] 100 1 T2 4 T3 2 T94 2
others[2] 90 1 T2 6 T98 2 T243 2
others[3] 106 1 T2 6 T87 2 T106 2
others[4] 86 1 T2 2 T9 2 T98 2
others[5] 88 1 T2 2 T9 2 T94 4
others[6] 76 1 T2 2 T97 2 T201 2
others[7] 96 1 T98 2 T203 2 T374 4
false 13994 1 T1 4 T2 161 T3 12


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 96 1 T94 2 T99 2 T100 2
others[1] 80 1 T2 4 T98 2 T125 2
others[2] 74 1 T2 2 T9 2 T94 2
others[3] 102 1 T2 4 T87 2 T101 2
others[4] 82 1 T97 2 T87 2 T203 2
others[5] 74 1 T2 2 T125 2 T375 2
others[6] 92 1 T2 6 T9 2 T98 4
others[7] 124 1 T2 2 T98 2 T203 4
false 13994 1 T1 4 T2 161 T3 12


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 68 1 T2 4 T98 2 T106 2
others[1] 102 1 T2 2 T94 2 T98 2
others[2] 78 1 T97 2 T103 2 T98 4
others[3] 102 1 T5 2 T95 2 T100 2
others[4] 104 1 T98 4 T100 2 T201 2
others[5] 72 1 T125 2 T375 2 T389 2
others[6] 84 1 T2 2 T87 2 T98 2
others[7] 98 1 T95 2 T98 2 T100 2
false 13994 1 T1 4 T2 161 T3 12


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 98 1 T2 4 T98 2 T122 2
others[1] 86 1 T2 4 T95 2 T103 2
others[2] 84 1 T201 4 T203 4 T390 2
others[3] 102 1 T9 2 T94 2 T98 2
others[4] 98 1 T5 2 T100 2 T203 2
others[5] 78 1 T2 4 T63 2 T203 2
others[6] 90 1 T9 2 T98 2 T99 2
others[7] 94 1 T2 2 T10 2 T202 2
false 13994 1 T1 4 T2 161 T3 12


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 26 1 T132 1 T16 1 T17 1
others[1] 31 1 T2 2 T15 1 T18 1
others[2] 23 1 T2 2 T15 1 T256 1
others[3] 30 1 T13 1 T256 1 T280 1
others[4] 35 1 T94 2 T18 1 T17 1
others[5] 20 1 T17 1 T391 2 T328 1
others[6] 37 1 T35 1 T16 2 T338 2
others[7] 28 1 T12 1 T203 2 T16 1
false 13994 1 T1 4 T2 161 T3 12
true 2245 1 T2 38 T3 3 T5 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 41 1 T2 2 T132 1 T18 1
others[1] 30 1 T280 1 T16 1 T64 2
others[2] 24 1 T15 1 T18 1 T16 1
others[3] 32 1 T12 1 T17 1 T391 2
others[4] 25 1 T2 2 T256 1 T203 2
others[5] 38 1 T94 2 T15 1 T256 1
others[6] 13 1 T132 1 T16 1 T392 1
others[7] 28 1 T13 1 T35 1 T16 1
false 11372 1 T1 4 T2 130 T3 9
true 18651 1 T1 6 T2 205 T3 15


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 100 1 T94 2 T98 2 T125 2
others[1] 74 1 T2 8 T94 2 T98 6
others[2] 100 1 T5 2 T121 4 T235 2
others[3] 108 1 T2 2 T9 2 T98 4
others[4] 60 1 T95 2 T98 4 T100 2
others[5] 98 1 T2 2 T96 2 T98 4
others[6] 84 1 T9 2 T10 2 T97 2
others[7] 106 1 T2 2 T3 2 T103 2
false 7752 1 T1 4 T2 68 T3 5
true 16513 1 T1 6 T2 166 T3 12


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 76 1 T59 2 T234 2 T121 2
others[1] 100 1 T9 2 T87 2 T98 2
others[2] 72 1 T97 2 T98 2 T201 2
others[3] 108 1 T2 2 T9 2 T93 2
others[4] 96 1 T2 4 T10 2 T94 2
others[5] 88 1 T103 4 T87 2 T98 4
others[6] 78 1 T2 4 T95 2 T103 2
others[7] 92 1 T375 2 T389 2 T376 2
false 6833 1 T1 3 T2 46 T3 2
true 16271 1 T1 6 T2 167 T3 12


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 66 1 T2 2 T98 2 T125 2
others[1] 88 1 T2 2 T98 4 T389 2
others[2] 90 1 T2 4 T201 2 T387 4
others[3] 84 1 T9 2 T103 2 T373 2
others[4] 92 1 T9 2 T98 4 T125 2
others[5] 94 1 T5 2 T98 4 T100 2
others[6] 90 1 T2 2 T9 4 T10 2
others[7] 94 1 T2 2 T97 2 T125 2
false 7326 1 T1 3 T2 54 T3 1
true 16293 1 T1 6 T2 167 T3 12


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 33 1 T94 2 T17 1 T392 1
others[1] 25 1 T256 1 T132 1 T17 2
others[2] 30 1 T2 2 T393 2 T17 2
others[3] 38 1 T15 1 T35 1 T394 2
others[4] 29 1 T15 1 T17 2 T395 1
others[5] 42 1 T9 2 T94 2 T16 2
others[6] 32 1 T15 1 T256 1 T18 1
others[7] 44 1 T15 2 T16 2 T17 3
false 11296 1 T1 3 T2 128 T3 9
true 18624 1 T1 6 T2 211 T3 14


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 40 1 T2 4 T98 2 T122 4
others[1] 42 1 T99 2 T122 2 T380 2
others[2] 58 1 T2 4 T98 2 T125 2
others[3] 64 1 T3 2 T5 2 T98 2
others[4] 64 1 T3 2 T103 2 T200 2
others[5] 26 1 T122 2 T376 2 T267 2
others[6] 60 1 T203 2 T210 2 T374 2
others[7] 70 1 T2 2 T98 4 T125 4
false 8917 1 T1 3 T2 77 T3 1
true 16490 1 T1 6 T2 167 T3 12


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 31 1 T15 1 T35 1 T16 1
others[1] 26 1 T12 1 T15 2 T17 1
others[2] 28 1 T2 2 T15 1 T17 3
others[3] 31 1 T15 1 T18 1 T17 4
others[4] 33 1 T15 1 T16 1 T394 2
others[5] 21 1 T14 1 T15 1 T280 1
others[6] 28 1 T18 1 T16 2 T17 1
others[7] 54 1 T95 2 T17 2 T396 2
false 11239 1 T1 3 T2 127 T3 9
true 18563 1 T1 6 T2 206 T3 14


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 60 1 T203 2 T121 2 T122 2
others[1] 96 1 T96 2 T98 4 T379 2
others[2] 94 1 T3 2 T5 2 T96 2
others[3] 86 1 T2 4 T97 2 T373 2
others[4] 106 1 T5 2 T93 2 T95 2
others[5] 76 1 T201 2 T378 2 T263 2
others[6] 92 1 T98 2 T390 2 T397 2
others[7] 96 1 T96 2 T203 8 T379 2
false 7600 1 T1 3 T2 67 T3 1
true 16433 1 T1 6 T2 166 T3 12


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 38 1 T2 4 T10 2 T97 2
others[1] 37 1 T14 1 T98 2 T235 2
others[2] 22 1 T15 1 T18 1 T16 1
others[3] 22 1 T15 1 T256 1 T17 2
others[4] 34 1 T16 1 T394 1 T334 1
others[5] 27 1 T372 2 T16 1 T334 1
others[6] 32 1 T16 2 T394 1 T17 1
others[7] 42 1 T35 1 T17 2 T395 1
false 11201 1 T1 3 T2 127 T3 9
true 18558 1 T1 6 T2 209 T3 14


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 36 1 T384 2 T385 2 T381 4
others[1] 38 1 T2 2 T98 2 T121 2
others[2] 30 1 T98 2 T236 2 T122 2
others[3] 32 1 T387 2 T386 2 T267 2
others[4] 40 1 T203 2 T234 2 T122 4
others[5] 32 1 T93 2 T96 4 T122 2
others[6] 26 1 T100 4 T121 2 T398 4
others[7] 40 1 T2 2 T96 2 T236 2
false 9669 1 T1 3 T2 113 T3 9
true 16488 1 T1 6 T2 167 T3 12


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 102 1 T9 2 T93 2 T94 2
others[1] 98 1 T2 6 T3 2 T95 2
others[2] 78 1 T99 2 T200 2 T375 2
others[3] 102 1 T2 6 T5 2 T95 4
others[4] 104 1 T96 2 T98 2 T125 2
others[5] 76 1 T2 4 T100 2 T374 2
others[6] 92 1 T2 2 T97 2 T87 2
others[7] 108 1 T2 2 T98 4 T203 2
false 6963 1 T1 3 T2 50 T3 3
true 16275 1 T1 6 T2 166 T3 12


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 74 1 T2 2 T3 2 T97 2
others[1] 90 1 T2 2 T94 2 T98 2
others[2] 106 1 T2 4 T98 2 T99 2
others[3] 78 1 T2 4 T98 4 T106 2
others[4] 104 1 T2 2 T9 2 T94 2
others[5] 92 1 T2 2 T95 2 T96 2
others[6] 100 1 T2 2 T87 2 T98 2
others[7] 78 1 T2 4 T9 2 T94 2
false 6963 1 T1 3 T2 50 T3 3
true 16275 1 T1 6 T2 166 T3 12


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 76 1 T2 2 T98 2 T373 2
others[1] 108 1 T2 4 T9 2 T125 2
others[2] 86 1 T2 2 T125 2 T203 4
others[3] 88 1 T2 6 T99 2 T203 2
others[4] 104 1 T98 4 T100 2 T203 2
others[5] 72 1 T2 4 T94 2 T87 2
others[6] 92 1 T94 2 T98 2 T101 2
others[7] 98 1 T2 2 T9 2 T97 2
false 6293 1 T1 3 T2 38 T3 6
true 16264 1 T1 6 T2 166 T3 12


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 90 1 T95 2 T98 4 T100 2
others[1] 88 1 T103 2 T98 2 T203 2
others[2] 70 1 T98 2 T399 2 T121 2
others[3] 76 1 T2 2 T5 2 T98 2
others[4] 72 1 T2 4 T106 2 T201 2
others[5] 84 1 T2 2 T94 2 T95 2
others[6] 94 1 T97 2 T98 2 T99 2
others[7] 134 1 T87 2 T98 4 T125 4
false 6293 1 T1 3 T2 38 T3 6
true 16264 1 T1 6 T2 166 T3 12


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 76 1 T87 2 T98 2 T100 2
others[1] 76 1 T3 2 T98 2 T399 2
others[2] 68 1 T9 2 T10 2 T96 2
others[3] 56 1 T98 2 T100 2 T122 2
others[4] 68 1 T399 2 T219 2 T213 2
others[5] 64 1 T2 2 T95 2 T98 2
others[6] 66 1 T96 2 T202 2 T203 2
others[7] 78 1 T2 2 T9 4 T103 4
false 6758 1 T1 3 T2 58 T3 2
true 17601 1 T1 7 T2 192 T3 13


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 90 1 T2 2 T98 2 T101 2
others[1] 64 1 T103 2 T106 2 T203 6
others[2] 46 1 T2 2 T122 2 T53 2
others[3] 54 1 T2 2 T3 2 T96 2
others[4] 70 1 T9 2 T95 2 T98 2
others[5] 58 1 T100 4 T379 2 T122 2
others[6] 46 1 T103 2 T98 2 T399 2
others[7] 72 1 T9 2 T100 2 T203 6
false 6758 1 T1 3 T2 58 T3 2
true 17601 1 T1 7 T2 192 T3 13


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 28 1 T17 3 T395 1 T328 1
others[1] 26 1 T256 1 T18 1 T392 1
others[2] 27 1 T14 1 T26 1 T18 1
others[3] 26 1 T394 1 T17 1 T334 1
others[4] 39 1 T103 2 T14 1 T256 1
others[5] 37 1 T14 1 T256 1 T18 1
others[6] 39 1 T17 1 T334 1 T328 1
others[7] 33 1 T2 2 T13 1 T15 1
false 11444 1 T1 4 T2 130 T3 9
true 18730 1 T1 6 T2 208 T3 15


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 96 1 T94 2 T98 2 T100 2
others[1] 78 1 T2 2 T200 2 T202 2
others[2] 98 1 T10 2 T203 2 T236 2
others[3] 86 1 T2 2 T5 2 T9 2
others[4] 82 1 T2 6 T63 2 T201 2
others[5] 82 1 T99 2 T400 2 T121 2
others[6] 92 1 T95 2 T125 2 T201 2
others[7] 116 1 T2 4 T9 2 T103 2
false 7710 1 T1 4 T2 67 T3 4
true 16481 1 T1 6 T2 166 T3 12


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 32 1 T15 1 T256 1 T16 1
others[1] 29 1 T35 1 T393 2 T17 1
others[2] 35 1 T16 2 T17 1 T395 1
others[3] 39 1 T94 2 T15 1 T132 1
others[4] 37 1 T16 2 T394 1 T395 1
others[5] 31 1 T2 2 T15 1 T394 1
others[6] 24 1 T17 1 T395 1 T328 2
others[7] 48 1 T9 2 T94 2 T15 2
false 13994 1 T1 4 T2 161 T3 12
true 2262 1 T2 45 T3 2 T5 6

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%