dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 14494 1 T1 3 T2 9 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 14494 1 T1 3 T2 9 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 10432 1 T1 2 T2 6 T3 1
true 16920 1 T1 4 T2 9 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 11325 1 T1 3 T2 6 T3 1
true 16976 1 T1 4 T2 9 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 102 1 T34 4 T15 2 T100 2
others[1] 116 1 T25 2 T15 4 T99 2
others[2] 94 1 T15 4 T98 2 T102 2
others[3] 98 1 T15 2 T96 2 T102 4
others[4] 90 1 T34 2 T103 2 T264 2
others[5] 76 1 T102 4 T116 4 T237 2
others[6] 106 1 T98 2 T102 2 T203 2
others[7] 94 1 T25 2 T34 2 T95 2
false 14494 1 T1 3 T2 9 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 80 1 T15 2 T97 2 T102 6
others[1] 92 1 T34 2 T363 2 T240 2
others[2] 96 1 T12 2 T34 2 T15 2
others[3] 90 1 T12 2 T25 2 T97 2
others[4] 100 1 T25 2 T34 2 T102 2
others[5] 92 1 T15 6 T103 2 T104 2
others[6] 78 1 T34 2 T15 2 T102 2
others[7] 98 1 T97 2 T103 2 T116 4
false 14494 1 T1 3 T2 9 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 110 1 T12 2 T34 2 T97 2
others[1] 74 1 T34 2 T15 2 T101 2
others[2] 86 1 T15 4 T102 4 T116 4
others[3] 96 1 T34 2 T98 2 T102 2
others[4] 72 1 T5 2 T25 2 T15 2
others[5] 86 1 T34 2 T15 2 T99 2
others[6] 78 1 T25 2 T98 2 T203 2
others[7] 110 1 T25 2 T15 2 T97 2
false 14494 1 T1 3 T2 9 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 62 1 T95 2 T96 2 T102 4
others[1] 84 1 T2 2 T98 4 T102 2
others[2] 50 1 T34 2 T96 2 T103 2
others[3] 78 1 T12 2 T95 2 T102 2
others[4] 68 1 T15 2 T102 2 T203 2
others[5] 74 1 T34 2 T99 2 T95 2
others[6] 62 1 T34 4 T97 2 T95 2
others[7] 70 1 T12 2 T96 2 T102 2
false 14494 1 T1 3 T2 9 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 102 1 T4 2 T12 2 T98 4
others[1] 94 1 T25 4 T95 2 T26 2
others[2] 90 1 T2 2 T95 2 T103 2
others[3] 90 1 T99 2 T96 2 T102 6
others[4] 96 1 T15 2 T102 2 T103 2
others[5] 100 1 T34 2 T15 2 T203 2
others[6] 106 1 T12 2 T15 2 T97 2
others[7] 112 1 T99 2 T114 2 T96 2
false 14494 1 T1 3 T2 9 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 36 1 T15 2 T116 4 T204 2
others[1] 44 1 T116 2 T364 2 T365 2
others[2] 44 1 T116 4 T204 4 T237 2
others[3] 40 1 T15 4 T204 2 T238 2
others[4] 40 1 T102 4 T104 2 T205 2
others[5] 32 1 T116 2 T119 2 T366 2
others[6] 42 1 T102 2 T116 2 T118 2
others[7] 40 1 T15 2 T102 2 T26 2
false 14494 1 T1 3 T2 9 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 82 1 T25 2 T15 2 T116 4
others[1] 100 1 T5 2 T25 2 T102 6
others[2] 90 1 T25 2 T34 2 T97 2
others[3] 70 1 T4 2 T12 2 T15 2
others[4] 106 1 T34 2 T15 2 T99 2
others[5] 124 1 T34 2 T15 4 T102 6
others[6] 78 1 T102 2 T116 2 T367 2
others[7] 108 1 T2 2 T12 2 T34 4
false 14494 1 T1 3 T2 9 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 102 1 T12 2 T25 6 T15 2
others[1] 94 1 T15 2 T97 2 T99 2
others[2] 94 1 T34 4 T15 2 T98 2
others[3] 80 1 T34 2 T15 2 T102 2
others[4] 88 1 T15 2 T103 2 T116 4
others[5] 90 1 T103 6 T264 2 T116 2
others[6] 86 1 T103 2 T116 4 T204 2
others[7] 108 1 T12 4 T15 2 T96 2
false 14494 1 T1 3 T2 9 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 90 1 T15 2 T98 2 T96 2
others[1] 72 1 T34 2 T100 2 T96 2
others[2] 96 1 T12 2 T95 2 T102 6
others[3] 78 1 T2 2 T34 2 T15 2
others[4] 82 1 T25 2 T368 2 T116 2
others[5] 88 1 T102 2 T103 2 T246 2
others[6] 126 1 T25 2 T34 2 T98 2
others[7] 100 1 T34 2 T99 2 T264 4
false 14494 1 T1 3 T2 9 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 74 1 T34 2 T123 2 T102 4
others[1] 80 1 T2 2 T25 4 T96 2
others[2] 76 1 T102 2 T103 4 T104 2
others[3] 94 1 T15 2 T98 2 T124 2
others[4] 102 1 T2 2 T25 2 T15 2
others[5] 92 1 T25 2 T15 6 T96 2
others[6] 86 1 T99 2 T102 2 T103 2
others[7] 100 1 T12 2 T34 2 T102 4
false 14494 1 T1 3 T2 9 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 80 1 T15 4 T264 2 T116 8
others[1] 72 1 T15 2 T96 2 T103 2
others[2] 78 1 T4 4 T15 2 T99 2
others[3] 100 1 T2 2 T15 2 T96 2
others[4] 120 1 T15 2 T95 2 T102 2
others[5] 106 1 T15 4 T98 2 T102 8
others[6] 108 1 T25 2 T96 2 T102 2
others[7] 122 1 T5 2 T34 4 T102 2
false 14494 1 T1 3 T2 9 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 39 1 T14 1 T15 2 T142 1
others[1] 41 1 T116 2 T147 2 T369 2
others[2] 26 1 T5 2 T8 1 T16 1
others[3] 31 1 T8 1 T16 1 T33 1
others[4] 40 1 T134 1 T116 2 T142 1
others[5] 39 1 T14 1 T142 1 T131 1
others[6] 41 1 T33 1 T142 2 T131 1
others[7] 47 1 T16 1 T63 1 T204 2
false 14494 1 T1 3 T2 9 T3 1
true 2386 1 T2 3 T4 1 T5 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 32 1 T16 1 T116 2 T142 1
others[1] 47 1 T5 2 T14 1 T142 1
others[2] 36 1 T8 1 T14 1 T134 1
others[3] 32 1 T8 1 T15 2 T370 1
others[4] 41 1 T16 1 T63 1 T134 1
others[5] 28 1 T33 2 T142 1 T147 1
others[6] 36 1 T131 2 T369 2 T325 2
others[7] 52 1 T16 1 T134 1 T116 2
false 11797 1 T1 3 T2 7 T3 1
true 19301 1 T1 4 T2 12 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 98 1 T25 2 T34 2 T15 2
others[1] 78 1 T103 2 T104 2 T368 2
others[2] 104 1 T34 2 T95 2 T102 2
others[3] 108 1 T34 2 T15 2 T203 2
others[4] 90 1 T15 2 T99 2 T102 4
others[5] 102 1 T34 2 T102 4 T103 4
others[6] 90 1 T100 2 T102 6 T203 2
others[7] 106 1 T25 2 T15 6 T96 2
false 7999 1 T1 3 T2 1 T3 1
true 17031 1 T1 4 T2 9 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 106 1 T15 2 T98 2 T95 2
others[1] 92 1 T15 2 T97 2 T102 2
others[2] 82 1 T12 2 T25 2 T15 2
others[3] 96 1 T12 2 T15 2 T104 2
others[4] 110 1 T25 2 T34 4 T15 2
others[5] 68 1 T34 2 T97 2 T102 2
others[6] 78 1 T34 2 T15 2 T368 2
others[7] 94 1 T102 4 T103 2 T363 2
false 7071 1 T1 2 T2 2 T3 1
true 16782 1 T1 4 T2 9 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 74 1 T34 2 T15 2 T97 2
others[1] 82 1 T102 2 T103 2 T204 2
others[2] 86 1 T15 4 T114 2 T103 2
others[3] 70 1 T95 2 T102 2 T103 4
others[4] 120 1 T25 4 T34 2 T15 2
others[5] 96 1 T34 2 T98 2 T103 4
others[6] 74 1 T34 2 T15 4 T102 2
others[7] 110 1 T5 2 T12 2 T25 2
false 7540 1 T1 3 T2 1 T3 1
true 16790 1 T1 4 T2 9 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 39 1 T8 1 T16 2 T134 2
others[1] 41 1 T16 1 T134 3 T142 1
others[2] 37 1 T16 4 T14 2 T134 1
others[3] 35 1 T14 1 T33 1 T134 1
others[4] 41 1 T16 1 T134 1 T142 1
others[5] 40 1 T16 2 T14 3 T33 1
others[6] 49 1 T153 2 T134 4 T142 1
others[7] 39 1 T16 1 T14 1 T134 1
false 11728 1 T1 3 T2 7 T3 1
true 19274 1 T1 4 T2 12 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 66 1 T2 2 T96 2 T103 2
others[1] 62 1 T97 2 T96 2 T103 2
others[2] 70 1 T95 2 T96 2 T102 2
others[3] 54 1 T34 4 T99 2 T240 2
others[4] 62 1 T34 2 T203 2 T103 2
others[5] 68 1 T12 2 T98 2 T102 6
others[6] 68 1 T12 2 T34 2 T98 2
others[7] 98 1 T15 2 T95 4 T102 6
false 8996 1 T1 3 T2 1 T3 1
true 17027 1 T1 4 T2 9 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 34 1 T16 2 T33 1 T134 1
others[1] 30 1 T134 2 T131 2 T147 1
others[2] 29 1 T8 1 T371 2 T320 1
others[3] 36 1 T16 1 T14 1 T114 2
others[4] 35 1 T16 2 T136 2 T134 1
others[5] 40 1 T14 1 T33 2 T134 2
others[6] 38 1 T8 1 T33 1 T134 2
others[7] 36 1 T14 1 T142 1 T147 2
false 11671 1 T1 3 T2 7 T3 1
true 19268 1 T1 4 T2 13 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 76 1 T25 2 T15 2 T96 2
others[1] 112 1 T12 2 T98 2 T99 2
others[2] 96 1 T4 2 T12 2 T15 2
others[3] 84 1 T97 2 T98 2 T95 2
others[4] 96 1 T34 2 T95 2 T102 2
others[5] 108 1 T102 2 T103 2 T104 2
others[6] 94 1 T15 2 T102 4 T103 2
others[7] 124 1 T2 2 T25 2 T99 2
false 7931 1 T1 3 T2 1 T3 1
true 16949 1 T1 4 T2 9 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 37 1 T16 1 T14 1 T131 1
others[1] 34 1 T8 2 T16 1 T134 1
others[2] 42 1 T16 4 T14 1 T114 2
others[3] 27 1 T142 1 T147 1 T372 1
others[4] 32 1 T8 1 T33 2 T142 2
others[5] 26 1 T16 1 T134 2 T142 1
others[6] 40 1 T5 2 T134 3 T103 2
others[7] 41 1 T16 1 T15 2 T116 2
false 11626 1 T1 3 T2 7 T3 1
true 19193 1 T1 4 T2 13 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 34 1 T116 6 T204 2 T373 2
others[1] 48 1 T26 2 T204 2 T365 2
others[2] 32 1 T104 2 T116 2 T118 2
others[3] 40 1 T102 2 T116 4 T229 2
others[4] 38 1 T15 2 T102 2 T204 2
others[5] 40 1 T15 2 T116 2 T204 4
others[6] 34 1 T15 2 T116 2 T205 2
others[7] 52 1 T15 2 T102 4 T116 2
false 10271 1 T1 3 T2 7 T3 1
true 16989 1 T1 4 T2 9 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 90 1 T2 2 T5 2 T34 2
others[1] 122 1 T15 4 T99 2 T264 2
others[2] 74 1 T97 2 T99 2 T102 4
others[3] 92 1 T12 2 T25 2 T34 2
others[4] 68 1 T4 2 T12 2 T96 2
others[5] 88 1 T25 2 T102 6 T103 4
others[6] 110 1 T25 2 T34 2 T102 4
others[7] 114 1 T34 4 T15 6 T102 2
false 7201 1 T1 3 T2 3 T3 1
true 16780 1 T1 4 T2 9 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 86 1 T15 2 T96 2 T118 4
others[1] 76 1 T34 2 T15 4 T98 2
others[2] 80 1 T25 4 T34 4 T15 2
others[3] 112 1 T96 2 T102 2 T103 2
others[4] 96 1 T12 4 T95 2 T102 2
others[5] 90 1 T25 2 T15 2 T102 2
others[6] 104 1 T15 2 T97 2 T102 6
others[7] 98 1 T12 2 T96 2 T102 2
false 7201 1 T1 3 T2 3 T3 1
true 16780 1 T1 4 T2 9 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 68 1 T34 2 T98 2 T96 2
others[1] 88 1 T34 4 T95 2 T102 4
others[2] 78 1 T25 2 T15 2 T96 2
others[3] 126 1 T15 2 T99 2 T96 2
others[4] 82 1 T25 2 T98 2 T99 2
others[5] 88 1 T2 2 T102 2 T103 2
others[6] 82 1 T12 2 T100 2 T103 2
others[7] 120 1 T34 2 T102 8 T203 2
false 6612 1 T1 2 T2 1 T3 1
true 16767 1 T1 4 T2 9 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 114 1 T12 2 T15 2 T99 2
others[1] 84 1 T15 6 T103 2 T368 2
others[2] 78 1 T102 4 T103 6 T368 2
others[3] 70 1 T34 2 T124 2 T102 2
others[4] 66 1 T25 2 T34 2 T123 2
others[5] 80 1 T25 2 T116 2 T118 4
others[6] 94 1 T98 2 T367 2 T237 2
others[7] 118 1 T2 4 T25 4 T15 2
false 6612 1 T1 2 T2 1 T3 1
true 16767 1 T1 4 T2 9 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 54 1 T34 2 T102 2 T368 2
others[1] 52 1 T102 4 T264 2 T374 2
others[2] 58 1 T15 2 T98 2 T102 2
others[3] 68 1 T15 4 T99 2 T102 2
others[4] 64 1 T15 2 T102 4 T103 6
others[5] 56 1 T96 2 T102 6 T103 4
others[6] 72 1 T15 2 T103 4 T367 2
others[7] 64 1 T2 2 T25 2 T34 2
false 7090 1 T1 2 T2 2 T3 1
true 18215 1 T1 5 T2 10 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 70 1 T34 2 T102 2 T203 2
others[1] 60 1 T102 2 T367 2 T375 2
others[2] 44 1 T34 4 T96 2 T116 2
others[3] 74 1 T96 2 T103 4 T368 2
others[4] 44 1 T15 2 T118 2 T237 2
others[5] 68 1 T34 4 T15 2 T98 2
others[6] 52 1 T34 2 T98 2 T102 2
others[7] 94 1 T25 2 T99 2 T103 2
false 7090 1 T1 2 T2 2 T3 1
true 18215 1 T1 5 T2 10 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 33 1 T7 1 T16 1 T97 2
others[1] 26 1 T320 2 T119 2 T70 1
others[2] 32 1 T16 1 T134 1 T102 2
others[3] 41 1 T16 3 T14 1 T102 2
others[4] 32 1 T16 1 T34 2 T63 1
others[5] 37 1 T8 1 T16 2 T14 1
others[6] 42 1 T134 1 T142 1 T361 2
others[7] 36 1 T8 1 T16 1 T33 1
false 11863 1 T1 3 T2 7 T3 1
true 19341 1 T1 4 T2 12 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 84 1 T15 4 T99 2 T95 2
others[1] 80 1 T4 2 T25 2 T96 2
others[2] 128 1 T2 2 T4 2 T34 2
others[3] 116 1 T5 2 T102 4 T103 4
others[4] 90 1 T95 2 T96 2 T102 4
others[5] 84 1 T34 2 T98 2 T102 2
others[6] 86 1 T15 2 T102 2 T103 4
others[7] 118 1 T15 4 T95 2 T96 2
false 7863 1 T1 3 T2 1 T3 1
true 16977 1 T1 4 T2 9 T3 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 39 1 T14 2 T134 2 T142 1
others[1] 35 1 T16 1 T14 1 T153 2
others[2] 37 1 T16 2 T14 1 T33 1
others[3] 40 1 T16 2 T14 1 T134 1
others[4] 38 1 T134 3 T131 1 T320 1
others[5] 34 1 T16 2 T33 1 T134 3
others[6] 45 1 T16 4 T134 2 T337 2
others[7] 53 1 T8 1 T14 2 T147 1
false 14494 1 T1 3 T2 9 T3 1
true 2408 1 T2 3 T4 1 T5 3

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%