dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 13943 1 T1 4 T2 4 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 13943 1 T1 4 T2 4 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 9997 1 T1 3 T2 1 T3 2
true 16294 1 T1 4 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 10854 1 T1 3 T2 1 T3 2
true 16355 1 T1 4 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 90 1 T31 2 T106 2 T97 2
others[1] 100 1 T106 2 T98 2 T107 2
others[2] 84 1 T31 2 T116 2 T183 2
others[3] 100 1 T7 2 T60 2 T98 2
others[4] 102 1 T107 2 T375 2 T212 2
others[5] 110 1 T6 2 T31 2 T60 4
others[6] 94 1 T60 2 T131 2 T132 2
others[7] 128 1 T6 2 T7 2 T31 2
false 13943 1 T1 4 T2 4 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 66 1 T6 2 T184 2 T212 2
others[1] 80 1 T6 2 T376 2 T185 2
others[2] 72 1 T6 4 T105 2 T60 2
others[3] 110 1 T6 4 T31 2 T32 4
others[4] 90 1 T6 2 T7 2 T184 2
others[5] 92 1 T6 2 T31 2 T96 2
others[6] 62 1 T96 2 T60 2 T100 2
others[7] 116 1 T6 2 T11 2 T60 2
false 13943 1 T1 4 T2 4 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 64 1 T11 2 T185 2 T377 2
others[1] 92 1 T6 4 T60 2 T101 2
others[2] 76 1 T60 2 T107 2 T212 2
others[3] 96 1 T6 2 T7 2 T212 4
others[4] 100 1 T116 2 T377 2 T91 2
others[5] 92 1 T7 2 T60 2 T212 2
others[6] 112 1 T6 2 T11 2 T60 2
others[7] 120 1 T6 4 T106 2 T100 2
false 13943 1 T1 4 T2 4 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 42 1 T164 4 T378 2 T379 2
others[1] 50 1 T96 2 T106 2 T99 2
others[2] 50 1 T98 2 T185 2 T164 4
others[3] 44 1 T6 2 T60 2 T212 2
others[4] 54 1 T60 2 T131 2 T183 2
others[5] 46 1 T183 2 T164 4 T124 2
others[6] 44 1 T6 2 T380 2 T124 2
others[7] 52 1 T7 2 T212 2 T124 2
false 13943 1 T1 4 T2 4 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 88 1 T60 2 T164 6 T378 2
others[1] 52 1 T7 2 T44 2 T182 2
others[2] 78 1 T6 2 T60 2 T164 8
others[3] 96 1 T6 2 T100 2 T131 2
others[4] 74 1 T6 2 T60 2 T212 4
others[5] 98 1 T6 2 T97 2 T67 2
others[6] 78 1 T6 4 T182 2 T102 2
others[7] 132 1 T7 2 T100 2 T132 4
false 13943 1 T1 4 T2 4 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 52 1 T6 2 T7 2 T31 2
others[1] 40 1 T6 2 T212 2 T381 2
others[2] 32 1 T31 4 T102 2 T212 2
others[3] 28 1 T7 2 T102 2 T124 2
others[4] 32 1 T6 2 T381 2 T124 2
others[5] 36 1 T184 2 T212 2 T167 2
others[6] 38 1 T6 2 T184 2 T167 2
others[7] 48 1 T6 4 T31 2 T100 2
false 13943 1 T1 4 T2 4 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 72 1 T131 2 T45 2 T183 4
others[1] 78 1 T6 2 T100 2 T212 2
others[2] 92 1 T96 2 T98 2 T101 2
others[3] 92 1 T97 2 T98 2 T146 2
others[4] 68 1 T6 2 T212 2 T378 2
others[5] 80 1 T7 2 T60 4 T102 2
others[6] 80 1 T7 2 T101 4 T376 2
others[7] 92 1 T7 2 T31 2 T98 2
false 13943 1 T1 4 T2 4 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 104 1 T6 6 T7 2 T60 2
others[1] 94 1 T6 4 T11 2 T101 2
others[2] 82 1 T6 2 T96 2 T97 2
others[3] 92 1 T31 2 T60 2 T100 2
others[4] 86 1 T6 4 T7 2 T131 2
others[5] 88 1 T96 2 T60 2 T376 2
others[6] 92 1 T11 2 T45 2 T185 2
others[7] 108 1 T7 2 T132 2 T164 4
false 13943 1 T1 4 T2 4 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 108 1 T7 2 T60 2 T212 2
others[1] 82 1 T6 2 T380 2 T124 4
others[2] 82 1 T6 4 T7 2 T60 4
others[3] 80 1 T97 4 T99 2 T102 2
others[4] 52 1 T6 2 T60 4 T101 2
others[5] 82 1 T6 2 T185 2 T212 2
others[6] 66 1 T7 2 T60 2 T32 2
others[7] 116 1 T6 6 T96 4 T146 2
false 13943 1 T1 4 T2 4 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 100 1 T130 2 T60 2 T185 2
others[1] 78 1 T6 2 T96 2 T185 2
others[2] 78 1 T60 6 T100 2 T164 6
others[3] 98 1 T96 2 T60 2 T184 2
others[4] 58 1 T6 4 T7 2 T183 2
others[5] 104 1 T6 2 T11 4 T60 2
others[6] 80 1 T6 2 T7 2 T60 2
others[7] 104 1 T6 4 T7 2 T132 2
false 13943 1 T1 4 T2 4 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 76 1 T7 2 T182 2 T60 2
others[1] 112 1 T130 2 T100 2 T164 2
others[2] 86 1 T6 4 T60 2 T212 2
others[3] 82 1 T6 4 T7 2 T185 2
others[4] 102 1 T60 2 T98 2 T107 2
others[5] 98 1 T6 4 T60 4 T100 2
others[6] 74 1 T6 2 T96 2 T102 2
others[7] 112 1 T105 2 T96 2 T60 4
false 13943 1 T1 4 T2 4 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 35 1 T13 1 T164 2 T216 2
others[1] 35 1 T12 3 T26 1 T216 1
others[2] 36 1 T130 2 T26 1 T244 1
others[3] 32 1 T12 1 T382 2 T123 1
others[4] 39 1 T12 2 T244 1 T15 1
others[5] 30 1 T12 1 T272 1 T16 3
others[6] 29 1 T12 1 T26 1 T116 2
others[7] 39 1 T12 3 T244 1 T164 2
false 13943 1 T1 4 T2 4 T3 3
true 2248 1 T3 1 T5 5 T6 32


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 33 1 T12 2 T130 2 T128 1
others[1] 25 1 T244 1 T216 1 T245 1
others[2] 37 1 T12 1 T244 1 T16 2
others[3] 36 1 T26 2 T272 1 T245 1
others[4] 41 1 T12 2 T26 1 T116 2
others[5] 36 1 T12 4 T216 1 T17 1
others[6] 27 1 T12 1 T244 1 T164 4
others[7] 40 1 T12 1 T13 1 T272 1
false 11320 1 T1 3 T2 2 T3 2
true 18540 1 T1 4 T2 5 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 84 1 T7 2 T98 2 T100 2
others[1] 96 1 T7 2 T31 2 T97 2
others[2] 100 1 T100 2 T107 4 T183 4
others[3] 98 1 T60 2 T98 2 T212 2
others[4] 132 1 T31 2 T60 4 T100 2
others[5] 88 1 T132 2 T183 2 T212 2
others[6] 90 1 T6 2 T31 2 T106 4
others[7] 120 1 T6 2 T31 2 T60 2
false 7722 1 T1 3 T2 2 T3 2
true 16413 1 T1 4 T2 5 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 96 1 T6 4 T11 2 T60 2
others[1] 72 1 T6 2 T31 2 T60 2
others[2] 82 1 T6 2 T382 2 T383 2
others[3] 78 1 T105 2 T32 4 T102 2
others[4] 90 1 T6 2 T7 2 T60 2
others[5] 92 1 T6 2 T31 2 T96 2
others[6] 82 1 T6 4 T96 2 T212 2
others[7] 96 1 T6 2 T60 2 T100 2
false 6813 1 T1 1 T2 1 T3 2
true 16180 1 T1 4 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 78 1 T6 4 T60 2 T376 2
others[1] 104 1 T6 4 T100 2 T164 2
others[2] 88 1 T11 2 T60 2 T212 2
others[3] 84 1 T6 2 T106 2 T116 2
others[4] 120 1 T6 2 T11 2 T7 2
others[5] 80 1 T60 2 T67 2 T101 2
others[6] 98 1 T212 4 T164 2 T384 2
others[7] 100 1 T7 2 T60 2 T107 2
false 7274 1 T1 3 T2 1 T3 2
true 16202 1 T1 4 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 29 1 T244 1 T216 2 T245 1
others[1] 30 1 T12 2 T216 1 T245 1
others[2] 26 1 T217 1 T95 1 T385 1
others[3] 33 1 T5 1 T26 2 T244 1
others[4] 30 1 T12 2 T244 2 T17 1
others[5] 34 1 T12 1 T128 2 T216 1
others[6] 25 1 T12 2 T244 3 T164 2
others[7] 32 1 T12 1 T217 1 T16 1
false 11256 1 T1 3 T2 1 T3 2
true 18510 1 T1 4 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 36 1 T7 2 T183 2 T185 2
others[1] 58 1 T185 2 T164 2 T249 2
others[2] 54 1 T96 2 T212 2 T386 2
others[3] 56 1 T6 2 T60 2 T99 2
others[4] 42 1 T6 2 T212 2 T164 2
others[5] 36 1 T164 2 T251 2 T285 2
others[6] 50 1 T164 4 T378 2 T380 2
others[7] 50 1 T106 2 T60 2 T98 2
false 8942 1 T1 3 T2 1 T3 2
true 16402 1 T1 4 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 30 1 T12 1 T60 2 T216 1
others[1] 35 1 T130 2 T244 1 T216 1
others[2] 35 1 T5 1 T12 1 T26 1
others[3] 33 1 T12 1 T387 2 T123 1
others[4] 35 1 T5 1 T12 1 T183 2
others[5] 39 1 T12 1 T244 1 T164 2
others[6] 30 1 T26 1 T244 1 T17 1
others[7] 37 1 T216 1 T388 1 T65 1
false 11194 1 T1 3 T2 1 T3 2
true 18437 1 T1 4 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 82 1 T182 2 T100 2 T375 2
others[1] 78 1 T6 2 T60 2 T97 2
others[2] 74 1 T100 2 T132 2 T212 4
others[3] 102 1 T6 2 T102 4 T212 6
others[4] 70 1 T7 4 T60 2 T132 2
others[5] 82 1 T6 4 T182 2 T60 2
others[6] 82 1 T44 2 T131 2 T132 2
others[7] 126 1 T6 4 T183 2 T164 4
false 7649 1 T1 3 T2 1 T3 2
true 16341 1 T1 4 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 28 1 T216 3 T123 2 T287 1
others[1] 39 1 T5 1 T244 2 T384 2
others[2] 30 1 T60 2 T216 2 T16 2
others[3] 24 1 T164 2 T95 1 T65 2
others[4] 32 1 T15 2 T216 1 T17 1
others[5] 31 1 T5 1 T12 2 T13 1
others[6] 37 1 T5 1 T12 2 T212 2
others[7] 37 1 T5 1 T12 1 T26 2
false 11145 1 T1 3 T2 1 T3 2
true 18420 1 T1 4 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 40 1 T31 2 T212 2 T167 2
others[1] 30 1 T184 2 T212 2 T124 2
others[2] 42 1 T6 4 T381 2 T124 2
others[3] 30 1 T184 2 T212 4 T291 2
others[4] 30 1 T291 2 T389 2 T390 2
others[5] 40 1 T6 2 T184 2 T212 2
others[6] 42 1 T6 2 T7 4 T31 2
others[7] 52 1 T6 4 T31 4 T130 2
false 9665 1 T1 3 T2 1 T3 2
true 16383 1 T1 4 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 80 1 T98 2 T101 2 T146 2
others[1] 62 1 T97 2 T98 2 T100 2
others[2] 104 1 T7 2 T131 2 T376 2
others[3] 84 1 T31 2 T60 2 T98 2
others[4] 84 1 T60 2 T101 4 T378 2
others[5] 84 1 T6 2 T7 2 T132 2
others[6] 62 1 T164 2 T124 4 T391 2
others[7] 94 1 T6 2 T7 2 T96 2
false 6956 1 T1 1 T2 1 T3 2
true 16176 1 T1 4 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 98 1 T6 4 T11 2 T97 2
others[1] 78 1 T6 4 T7 2 T146 2
others[2] 88 1 T6 2 T7 2 T101 2
others[3] 98 1 T212 2 T392 2 T379 2
others[4] 134 1 T6 2 T7 2 T60 4
others[5] 86 1 T6 2 T31 2 T96 4
others[6] 74 1 T11 2 T116 2 T376 2
others[7] 90 1 T6 2 T60 2 T101 2
false 6956 1 T1 1 T2 1 T3 2
true 16176 1 T1 4 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 94 1 T6 2 T96 2 T60 6
others[1] 84 1 T6 2 T7 2 T60 2
others[2] 74 1 T6 4 T7 2 T96 2
others[3] 94 1 T97 2 T132 2 T185 2
others[4] 82 1 T6 2 T101 2 T146 2
others[5] 84 1 T6 4 T97 2 T100 2
others[6] 72 1 T6 2 T7 2 T60 4
others[7] 84 1 T102 2 T146 2 T183 2
false 6322 1 T1 2 T2 1 T3 2
true 16171 1 T1 4 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 90 1 T6 2 T60 4 T164 2
others[1] 78 1 T6 4 T11 2 T7 2
others[2] 84 1 T6 4 T96 2 T60 2
others[3] 94 1 T45 2 T184 2 T185 2
others[4] 86 1 T100 2 T132 2 T45 2
others[5] 76 1 T6 2 T7 2 T183 2
others[6] 96 1 T11 2 T7 2 T130 2
others[7] 96 1 T6 2 T164 2 T387 2
false 6322 1 T1 2 T2 1 T3 2
true 16171 1 T1 4 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 58 1 T107 2 T379 2 T380 2
others[1] 34 1 T96 2 T131 2 T167 2
others[2] 60 1 T6 2 T212 2 T386 2
others[3] 48 1 T101 2 T212 4 T124 2
others[4] 76 1 T31 2 T96 2 T101 6
others[5] 60 1 T164 2 T393 2 T389 6
others[6] 52 1 T6 4 T164 2 T379 2
others[7] 60 1 T100 2 T212 4 T379 2
false 6870 1 T1 2 T2 1 T3 2
true 17584 1 T1 4 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 62 1 T97 4 T212 2 T164 2
others[1] 58 1 T6 2 T96 2 T60 2
others[2] 68 1 T96 2 T394 2 T380 2
others[3] 82 1 T96 2 T60 2 T101 2
others[4] 52 1 T96 2 T60 2 T183 2
others[5] 58 1 T96 2 T97 2 T107 2
others[6] 44 1 T164 2 T386 2 T109 2
others[7] 68 1 T6 2 T60 4 T107 2
false 6870 1 T1 2 T2 1 T3 2
true 17584 1 T1 4 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 41 1 T12 3 T13 1 T17 1
others[1] 24 1 T12 1 T216 1 T123 1
others[2] 32 1 T12 2 T26 1 T244 1
others[3] 33 1 T3 2 T5 1 T244 1
others[4] 34 1 T244 1 T216 1 T17 1
others[5] 35 1 T130 2 T244 1 T245 1
others[6] 26 1 T5 1 T12 1 T26 2
others[7] 48 1 T244 3 T272 1 T217 1
false 11399 1 T1 3 T2 2 T3 2
true 18633 1 T1 4 T2 5 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 68 1 T97 2 T102 2 T183 2
others[1] 100 1 T6 2 T7 2 T60 2
others[2] 106 1 T6 4 T107 2 T131 2
others[3] 78 1 T60 2 T212 2 T164 2
others[4] 98 1 T6 2 T96 2 T60 6
others[5] 78 1 T6 2 T164 4 T380 2
others[6] 82 1 T6 4 T98 2 T100 2
others[7] 132 1 T7 2 T105 2 T96 2
false 7678 1 T1 3 T2 1 T3 2
true 16389 1 T1 4 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 23 1 T5 1 T244 1 T216 1
others[1] 31 1 T12 3 T216 1 T217 1
others[2] 29 1 T26 1 T244 3 T116 2
others[3] 34 1 T12 1 T244 2 T128 1
others[4] 32 1 T128 2 T245 1 T16 1
others[5] 27 1 T216 1 T17 1 T287 1
others[6] 20 1 T12 2 T26 1 T272 1
others[7] 43 1 T12 2 T244 1 T164 2
false 13943 1 T1 4 T2 4 T3 3
true 2255 1 T5 5 T6 30 T11 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%