Group : otp_ctrl_env_pkg::otp_ctrl_env_cov::dai_err_code_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : otp_ctrl_env_pkg::otp_ctrl_env_cov::dai_err_code_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
84.44 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_otp_ctrl_env_0.1/otp_ctrl_env_cov.sv



Summary for Group otp_ctrl_env_pkg::otp_ctrl_env_cov::dai_err_code_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 18 1 17 94.44
Crosses 72 13 59 81.94


Variables for Group otp_ctrl_env_pkg::otp_ctrl_env_cov::dai_err_code_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
err_code_vals 7 1 6 85.71 100 1 1 0
partition 11 0 11 100.00 100 1 1 0


Crosses for Group otp_ctrl_env_pkg::otp_ctrl_env_cov::dai_err_code_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
dai_err_code_for_all_partitions 72 13 59 81.94 100 1 1 0


Summary for Variable err_code_vals

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 7 1 6 85.71


User Defined Bins for err_code_vals

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
macro_err 0 1 1


Excluded/Illegal bins
NAMECOUNTSTATUS
illegal_err 0 Illegal


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
fsm_err 44354 1 T2 118 T10 226 T63 28
access_err 61827 1 T1 383 T2 8 T3 16
write_blank_err 537 1 T7 5 T8 8 T14 8
ecc_uncorr_err 74623 1 T100 368 T123 209 T7 646
ecc_corr_err 1220 1 T63 8 T100 22 T123 8
no_err 90602 1 T1 225 T2 20 T3 18



Summary for Variable partition

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 11 0 11 100.00


User Defined Bins for partition

Excluded/Illegal bins
NAMECOUNTSTATUS
illegal_idx 0 Excluded


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
life_cycle 837 1 T8 10 T14 12 T15 9
secret2 24124 1 T1 61 T2 4 T3 4
secret1 26458 1 T1 76 T2 2 T3 2
secret0 38947 1 T1 54 T3 7 T5 93
hw_cfg1 41529 1 T1 42 T2 4 T3 2
hw_cfg0 23705 1 T1 50 T2 121 T3 4
rot_creator_auth_state 23386 1 T1 63 T3 1 T4 3
rot_creator_auth_codesign 22738 1 T1 71 T2 3 T4 4
owner_sw_cfg 21952 1 T1 60 T3 1 T4 4
creator_sw_cfg 21458 1 T1 71 T2 4 T3 3
vendor_test 28029 1 T1 60 T2 8 T3 10



Summary for Cross dai_err_code_for_all_partitions

Samples crossed: err_code_vals partition
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
TOTAL 72 13 59 81.94 13
Automatically Generated Cross Bins 72 13 59 81.94 13
User Defined Cross Bins 0 0 0


Automatically Generated Cross Bins for dai_err_code_for_all_partitions

Uncovered bins
err_code_valspartitionCOUNTAT LEASTNUMBERSTATUS
[fsm_err] [life_cycle] 0 1 1
[ecc_corr_err] [vendor_test] 0 1 1
[macro_err] [secret2 , secret1 , secret0 , hw_cfg1 , hw_cfg0 , rot_creator_auth_state , rot_creator_auth_codesign , owner_sw_cfg , creator_sw_cfg , vendor_test] -- -- 10
[no_err] [life_cycle] 0 1 1


Covered bins
err_code_valspartitionCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
fsm_err secret2 3386 1 T311 466 T180 51 T328 311
fsm_err secret1 3721 1 T100 28 T14 151 T329 267
fsm_err secret0 4211 1 T10 226 T166 214 T230 309
fsm_err hw_cfg1 3412 1 T233 28 T236 339 T330 177
fsm_err hw_cfg0 3778 1 T2 118 T172 37 T14 152
fsm_err rot_creator_auth_state 3810 1 T14 206 T331 19 T332 176
fsm_err rot_creator_auth_codesign 3607 1 T262 14 T205 30 T333 263
fsm_err owner_sw_cfg 3522 1 T100 56 T8 63 T334 209
fsm_err creator_sw_cfg 4065 1 T129 42 T8 193 T335 147
fsm_err vendor_test 10842 1 T63 28 T74 158 T14 56
access_err life_cycle 837 1 T8 10 T14 12 T15 9
access_err secret2 10997 1 T1 57 T3 4 T5 85
access_err secret1 5885 1 T1 63 T4 4 T5 125
access_err secret0 5045 1 T1 33 T3 7 T5 51
access_err hw_cfg1 1370 1 T1 3 T2 1 T5 11
access_err hw_cfg0 2170 1 T1 16 T5 19 T12 3
access_err rot_creator_auth_state 5626 1 T1 31 T5 59 T10 1
access_err rot_creator_auth_codesign 7895 1 T1 52 T2 1 T4 4
access_err owner_sw_cfg 6883 1 T1 41 T5 35 T10 1
access_err creator_sw_cfg 7799 1 T1 53 T3 2 T4 3
access_err vendor_test 7320 1 T1 34 T2 6 T3 3
write_blank_err secret2 8 1 T13 1 T221 1 T18 1
write_blank_err secret1 19 1 T7 1 T15 1 T260 2
write_blank_err secret0 53 1 T14 1 T19 2 T238 1
write_blank_err hw_cfg1 82 1 T8 4 T14 1 T68 1
write_blank_err hw_cfg0 18 1 T245 1 T238 1 T205 1
write_blank_err rot_creator_auth_state 165 1 T7 1 T8 3 T14 5
write_blank_err rot_creator_auth_codesign 99 1 T14 1 T169 2 T19 7
write_blank_err owner_sw_cfg 44 1 T8 1 T19 4 T265 1
write_blank_err creator_sw_cfg 26 1 T7 2 T19 1 T336 1
write_blank_err vendor_test 23 1 T7 1 T337 2 T206 1
ecc_uncorr_err secret2 4249 1 T13 527 T221 573 T18 553
ecc_uncorr_err secret1 7874 1 T123 39 T7 646 T129 97
ecc_uncorr_err secret0 20916 1 T100 66 T123 34 T129 44
ecc_uncorr_err hw_cfg1 26040 1 T100 66 T129 41 T8 469
ecc_uncorr_err hw_cfg0 5453 1 T129 86 T132 38 T238 334
ecc_uncorr_err rot_creator_auth_state 4923 1 T100 66 T123 31 T169 646
ecc_uncorr_err rot_creator_auth_codesign 2107 1 T100 105 T129 83 T132 31
ecc_uncorr_err owner_sw_cfg 2108 1 T100 65 T123 74 T265 195
ecc_uncorr_err creator_sw_cfg 953 1 T123 31 T160 60 T338 2
ecc_corr_err secret2 75 1 T63 1 T131 2 T41 5
ecc_corr_err secret1 121 1 T100 7 T260 6 T339 6
ecc_corr_err secret0 151 1 T100 6 T129 1 T131 2
ecc_corr_err hw_cfg1 218 1 T63 3 T100 1 T123 2
ecc_corr_err hw_cfg0 224 1 T63 1 T100 2 T123 2
ecc_corr_err rot_creator_auth_state 100 1 T100 2 T7 1 T129 1
ecc_corr_err rot_creator_auth_codesign 105 1 T63 1 T100 2 T123 1
ecc_corr_err owner_sw_cfg 87 1 T100 1 T129 1 T41 3
ecc_corr_err creator_sw_cfg 139 1 T63 2 T100 1 T123 3
no_err secret2 5409 1 T1 4 T2 4 T5 25
no_err secret1 8838 1 T1 13 T2 2 T3 2
no_err secret0 8571 1 T1 21 T5 42 T10 2
no_err hw_cfg1 10407 1 T1 39 T2 3 T3 2
no_err hw_cfg0 12062 1 T1 34 T2 3 T3 4
no_err rot_creator_auth_state 8762 1 T1 32 T3 1 T4 3
no_err rot_creator_auth_codesign 8925 1 T1 19 T2 2 T5 45
no_err owner_sw_cfg 9308 1 T1 19 T3 1 T4 4
no_err creator_sw_cfg 8476 1 T1 18 T2 4 T3 1
no_err vendor_test 9844 1 T1 26 T2 2 T3 7


User Defined Cross Bins for dai_err_code_for_all_partitions

Excluded/Illegal bins
NAMECOUNTSTATUS
vendor_test_ecc_uncorrectable_err 0 Illegal
life_cycle_ignore 0 Excluded

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%