Unified Coverage Report :: Cond split page

Go back

 LINE       2049
 SUB-EXPRESSION (addr_hit[55] & ((|(4'b1111 & (~reg_be)))))
                 ------1-----   -------------2------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T3,T6,T7
1	1	Covered	T3,T7,T4

 LINE       2109
 EXPRESSION (addr_hit[0] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T3,T9,T13
1	1	1	Covered	T3,T6,T7

 LINE       2114
 EXPRESSION (addr_hit[1] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Covered	T3,T9,T13
1	1	1	Covered	T3,T6,T7

 LINE       2119
 EXPRESSION (addr_hit[2] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T7,T4
1	1	0	Covered	T3,T9,T13
1	1	1	Covered	T3,T9,T13

 LINE       2124
 EXPRESSION (addr_hit[3] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T3,T6,T7
1	0	1	Covered	T1,T2,T3
1	1	0	Covered	T3,T9,T13
1	1	1	Covered	T1,T2,T221

 LINE       2135
 EXPRESSION (addr_hit[4] & reg_re & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2136
 EXPRESSION (addr_hit[5] & reg_re & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2137
 EXPRESSION (addr_hit[6] & reg_re & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2138
 EXPRESSION (addr_hit[7] & reg_re & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2139
 EXPRESSION (addr_hit[8] & reg_re & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2140
 EXPRESSION (addr_hit[9] & reg_re & ((!reg_error)))
             -----1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2141
 EXPRESSION (addr_hit[10] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2142
 EXPRESSION (addr_hit[11] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2143
 EXPRESSION (addr_hit[12] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2144
 EXPRESSION (addr_hit[13] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2145
 EXPRESSION (addr_hit[14] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2146
 EXPRESSION (addr_hit[15] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2147
 EXPRESSION (addr_hit[16] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2148
 EXPRESSION (addr_hit[17] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2149
 EXPRESSION (addr_hit[18] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2150
 EXPRESSION (addr_hit[18] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Covered	T3,T9,T13
1	1	1	Covered	T270,T266,T267

 LINE       2153
 EXPRESSION (addr_hit[19] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Covered	T3,T9,T13
1	1	1	Covered	T3,T6,T7

 LINE       2160
 EXPRESSION (addr_hit[20] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Covered	T3,T9,T13
1	1	1	Covered	T3,T6,T7

 LINE       2163
 EXPRESSION (addr_hit[21] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Covered	T3,T9,T13
1	1	1	Covered	T3,T6,T7

 LINE       2166
 EXPRESSION (addr_hit[22] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Covered	T3,T9,T13
1	1	1	Covered	T3,T6,T7

 LINE       2169
 EXPRESSION (addr_hit[23] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2170
 EXPRESSION (addr_hit[24] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2171
 EXPRESSION (addr_hit[25] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Covered	T3,T9,T13
1	1	1	Covered	T3,T6,T7

 LINE       2174
 EXPRESSION (addr_hit[26] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Covered	T3,T9,T13
1	1	1	Covered	T3,T6,T7

 LINE       2179
 EXPRESSION (addr_hit[27] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Covered	T3,T9,T13
1	1	1	Covered	T3,T6,T7

 LINE       2182
 EXPRESSION (addr_hit[28] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T3,T6
1	1	0	Covered	T3,T9,T13
1	1	1	Covered	T3,T6,T7

 LINE       2185
 EXPRESSION (addr_hit[29] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T3,T7
1	1	0	Covered	T3,T9,T13
1	1	1	Covered	T9,T13,T37

 LINE       2188
 EXPRESSION (addr_hit[30] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T7,T4
1	1	0	Covered	T3,T9,T13
1	1	1	Covered	T9,T37,T113

 LINE       2191
 EXPRESSION (addr_hit[31] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T7,T4
1	1	0	Covered	T3,T9,T13
1	1	1	Covered	T3,T7,T4

 LINE       2194
 EXPRESSION (addr_hit[32] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T7,T4
1	1	0	Covered	T3,T9,T13
1	1	1	Covered	T3,T7,T4

 LINE       2197
 EXPRESSION (addr_hit[33] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T7,T4
1	1	0	Covered	T3,T9,T13
1	1	1	Covered	T3,T7,T4

 LINE       2200
 EXPRESSION (addr_hit[34] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T3,T7
1	1	0	Covered	T3,T9,T13
1	1	1	Covered	T3,T7,T4

 LINE       2203
 EXPRESSION (addr_hit[35] & reg_we & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T7,T4
1	1	0	Covered	T3,T9,T13
1	1	1	Covered	T3,T7,T4

 LINE       2206
 EXPRESSION (addr_hit[36] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2207
 EXPRESSION (addr_hit[37] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2208
 EXPRESSION (addr_hit[38] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2209
 EXPRESSION (addr_hit[39] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2210
 EXPRESSION (addr_hit[40] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2211
 EXPRESSION (addr_hit[41] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2212
 EXPRESSION (addr_hit[42] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2213
 EXPRESSION (addr_hit[43] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2214
 EXPRESSION (addr_hit[44] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2215
 EXPRESSION (addr_hit[45] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2216
 EXPRESSION (addr_hit[46] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2217
 EXPRESSION (addr_hit[47] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Covered	T271
1	1	1	Covered	T3,T6,T7

 LINE       2218
 EXPRESSION (addr_hit[48] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2219
 EXPRESSION (addr_hit[49] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2220
 EXPRESSION (addr_hit[50] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2221
 EXPRESSION (addr_hit[51] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2222
 EXPRESSION (addr_hit[52] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2223
 EXPRESSION (addr_hit[53] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2224
 EXPRESSION (addr_hit[54] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T2,T3,T6
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7

 LINE       2225
 EXPRESSION (addr_hit[55] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T1,T2,T3
1	0	1	Covered	T3,T6,T7
1	1	0	Not Covered
1	1	1	Covered	T3,T6,T7