Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
94.87 93.76 96.23 95.60 91.89 97.05 96.34 93.21


Total test records in report: 1322
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html

T1053 /workspace/coverage/default/35.otp_ctrl_test_access.3678834602 Jul 05 05:57:04 PM PDT 24 Jul 05 05:57:16 PM PDT 24 4779639797 ps
T1054 /workspace/coverage/default/13.otp_ctrl_stress_all.3898517258 Jul 05 05:56:22 PM PDT 24 Jul 05 05:58:12 PM PDT 24 16278473776 ps
T1055 /workspace/coverage/default/288.otp_ctrl_init_fail.4132063876 Jul 05 05:58:51 PM PDT 24 Jul 05 05:58:56 PM PDT 24 269125922 ps
T1056 /workspace/coverage/default/41.otp_ctrl_init_fail.2942361796 Jul 05 05:57:17 PM PDT 24 Jul 05 05:57:22 PM PDT 24 538830473 ps
T1057 /workspace/coverage/default/25.otp_ctrl_check_fail.3851203429 Jul 05 05:56:41 PM PDT 24 Jul 05 05:57:11 PM PDT 24 4776100310 ps
T199 /workspace/coverage/default/138.otp_ctrl_parallel_lc_esc.1824520056 Jul 05 05:58:14 PM PDT 24 Jul 05 05:58:19 PM PDT 24 117455048 ps
T1058 /workspace/coverage/default/22.otp_ctrl_parallel_lc_esc.963104429 Jul 05 05:56:45 PM PDT 24 Jul 05 05:57:07 PM PDT 24 779447190 ps
T1059 /workspace/coverage/default/61.otp_ctrl_init_fail.1705083601 Jul 05 05:57:46 PM PDT 24 Jul 05 05:57:52 PM PDT 24 580306176 ps
T1060 /workspace/coverage/default/30.otp_ctrl_regwen.729647253 Jul 05 05:56:51 PM PDT 24 Jul 05 05:57:00 PM PDT 24 522982183 ps
T1061 /workspace/coverage/default/175.otp_ctrl_init_fail.832807873 Jul 05 05:58:33 PM PDT 24 Jul 05 05:58:37 PM PDT 24 141376048 ps
T1062 /workspace/coverage/default/11.otp_ctrl_parallel_lc_esc.2270375654 Jul 05 05:56:16 PM PDT 24 Jul 05 05:56:31 PM PDT 24 4595262855 ps
T1063 /workspace/coverage/default/50.otp_ctrl_init_fail.884482495 Jul 05 05:57:45 PM PDT 24 Jul 05 05:57:50 PM PDT 24 178668113 ps
T255 /workspace/coverage/default/55.otp_ctrl_init_fail.11958458 Jul 05 05:57:54 PM PDT 24 Jul 05 05:57:58 PM PDT 24 231856742 ps
T1064 /workspace/coverage/default/255.otp_ctrl_init_fail.1268604571 Jul 05 05:58:39 PM PDT 24 Jul 05 05:58:44 PM PDT 24 1452816774 ps
T1065 /workspace/coverage/default/8.otp_ctrl_regwen.1267439060 Jul 05 05:56:02 PM PDT 24 Jul 05 05:56:09 PM PDT 24 220865405 ps
T1066 /workspace/coverage/default/36.otp_ctrl_init_fail.651332383 Jul 05 05:57:08 PM PDT 24 Jul 05 05:57:14 PM PDT 24 464489534 ps
T1067 /workspace/coverage/default/14.otp_ctrl_stress_all.1643463641 Jul 05 05:56:17 PM PDT 24 Jul 05 05:58:30 PM PDT 24 24710700805 ps
T1068 /workspace/coverage/default/3.otp_ctrl_alert_test.1857432190 Jul 05 05:56:49 PM PDT 24 Jul 05 05:56:52 PM PDT 24 72850807 ps
T204 /workspace/coverage/default/64.otp_ctrl_stress_all_with_rand_reset.2277537523 Jul 05 05:57:46 PM PDT 24 Jul 05 06:14:32 PM PDT 24 481425687130 ps
T319 /workspace/coverage/default/29.otp_ctrl_stress_all_with_rand_reset.4038202504 Jul 05 05:56:53 PM PDT 24 Jul 05 06:06:04 PM PDT 24 53771696838 ps
T1069 /workspace/coverage/default/38.otp_ctrl_stress_all.1223727151 Jul 05 05:57:13 PM PDT 24 Jul 05 05:58:53 PM PDT 24 27222604411 ps
T1070 /workspace/coverage/default/91.otp_ctrl_init_fail.1122233089 Jul 05 05:57:59 PM PDT 24 Jul 05 05:58:03 PM PDT 24 173979228 ps
T1071 /workspace/coverage/default/42.otp_ctrl_check_fail.2941802812 Jul 05 05:57:20 PM PDT 24 Jul 05 05:57:32 PM PDT 24 609050068 ps
T1072 /workspace/coverage/default/29.otp_ctrl_alert_test.2266626168 Jul 05 05:56:52 PM PDT 24 Jul 05 05:56:55 PM PDT 24 83698013 ps
T1073 /workspace/coverage/default/289.otp_ctrl_init_fail.3206242341 Jul 05 05:58:54 PM PDT 24 Jul 05 05:59:00 PM PDT 24 219424173 ps
T1074 /workspace/coverage/default/14.otp_ctrl_init_fail.570156861 Jul 05 05:56:19 PM PDT 24 Jul 05 05:56:26 PM PDT 24 162184058 ps
T1075 /workspace/coverage/default/41.otp_ctrl_parallel_lc_req.3815798492 Jul 05 05:57:18 PM PDT 24 Jul 05 05:57:37 PM PDT 24 7604902631 ps
T1076 /workspace/coverage/default/16.otp_ctrl_parallel_lc_esc.2869043132 Jul 05 05:56:28 PM PDT 24 Jul 05 05:56:39 PM PDT 24 501533235 ps
T1077 /workspace/coverage/default/9.otp_ctrl_macro_errs.2276937201 Jul 05 05:56:16 PM PDT 24 Jul 05 05:56:25 PM PDT 24 1288722136 ps
T1078 /workspace/coverage/default/147.otp_ctrl_init_fail.279602838 Jul 05 05:58:12 PM PDT 24 Jul 05 05:58:16 PM PDT 24 106042858 ps
T1079 /workspace/coverage/default/48.otp_ctrl_dai_lock.3907656452 Jul 05 05:57:29 PM PDT 24 Jul 05 05:57:43 PM PDT 24 516935539 ps
T1080 /workspace/coverage/default/46.otp_ctrl_init_fail.2515467813 Jul 05 05:57:31 PM PDT 24 Jul 05 05:57:35 PM PDT 24 138916310 ps
T1081 /workspace/coverage/default/49.otp_ctrl_alert_test.2250830380 Jul 05 05:57:42 PM PDT 24 Jul 05 05:57:44 PM PDT 24 253620372 ps
T1082 /workspace/coverage/default/190.otp_ctrl_parallel_lc_esc.1309774969 Jul 05 05:58:31 PM PDT 24 Jul 05 05:58:36 PM PDT 24 1652152233 ps
T1083 /workspace/coverage/default/200.otp_ctrl_init_fail.715425762 Jul 05 05:58:39 PM PDT 24 Jul 05 05:58:44 PM PDT 24 153506326 ps
T1084 /workspace/coverage/default/1.otp_ctrl_alert_test.652979406 Jul 05 05:55:49 PM PDT 24 Jul 05 05:55:52 PM PDT 24 144913636 ps
T1085 /workspace/coverage/default/32.otp_ctrl_dai_errs.817460764 Jul 05 05:56:54 PM PDT 24 Jul 05 05:57:05 PM PDT 24 714331532 ps
T1086 /workspace/coverage/default/197.otp_ctrl_init_fail.2329333858 Jul 05 05:58:52 PM PDT 24 Jul 05 05:58:56 PM PDT 24 317795495 ps
T1087 /workspace/coverage/default/40.otp_ctrl_test_access.2441500059 Jul 05 05:57:20 PM PDT 24 Jul 05 05:57:35 PM PDT 24 1108425342 ps
T1088 /workspace/coverage/default/80.otp_ctrl_parallel_lc_esc.549269206 Jul 05 05:58:00 PM PDT 24 Jul 05 05:58:19 PM PDT 24 823488761 ps
T1089 /workspace/coverage/default/97.otp_ctrl_stress_all_with_rand_reset.2318172586 Jul 05 05:58:04 PM PDT 24 Jul 05 06:21:10 PM PDT 24 172236007680 ps
T1090 /workspace/coverage/default/8.otp_ctrl_alert_test.2400808090 Jul 05 05:56:01 PM PDT 24 Jul 05 05:56:04 PM PDT 24 143458338 ps
T1091 /workspace/coverage/default/4.otp_ctrl_background_chks.4043631771 Jul 05 05:56:01 PM PDT 24 Jul 05 05:56:12 PM PDT 24 925455394 ps
T1092 /workspace/coverage/default/31.otp_ctrl_smoke.265982073 Jul 05 05:56:54 PM PDT 24 Jul 05 05:57:01 PM PDT 24 3003521633 ps
T1093 /workspace/coverage/default/242.otp_ctrl_init_fail.2181840883 Jul 05 05:58:43 PM PDT 24 Jul 05 05:58:49 PM PDT 24 157910392 ps
T1094 /workspace/coverage/default/53.otp_ctrl_init_fail.3248155408 Jul 05 05:57:51 PM PDT 24 Jul 05 05:57:56 PM PDT 24 152268168 ps
T1095 /workspace/coverage/default/4.otp_ctrl_parallel_key_req.2604966777 Jul 05 05:55:59 PM PDT 24 Jul 05 05:56:20 PM PDT 24 925968581 ps
T1096 /workspace/coverage/default/268.otp_ctrl_init_fail.3920882910 Jul 05 05:58:39 PM PDT 24 Jul 05 05:58:46 PM PDT 24 2513164884 ps
T1097 /workspace/coverage/default/32.otp_ctrl_stress_all.2084850202 Jul 05 05:56:57 PM PDT 24 Jul 05 05:59:16 PM PDT 24 16499660610 ps
T1098 /workspace/coverage/default/19.otp_ctrl_check_fail.2067635717 Jul 05 05:56:35 PM PDT 24 Jul 05 05:56:47 PM PDT 24 1084451232 ps
T1099 /workspace/coverage/default/273.otp_ctrl_init_fail.220005363 Jul 05 05:58:43 PM PDT 24 Jul 05 05:58:49 PM PDT 24 214016184 ps
T1100 /workspace/coverage/default/16.otp_ctrl_alert_test.3045569741 Jul 05 05:56:37 PM PDT 24 Jul 05 05:56:39 PM PDT 24 134761219 ps
T1101 /workspace/coverage/default/44.otp_ctrl_init_fail.3179272131 Jul 05 05:57:31 PM PDT 24 Jul 05 05:57:34 PM PDT 24 392449256 ps
T1102 /workspace/coverage/default/253.otp_ctrl_init_fail.1908185060 Jul 05 05:58:56 PM PDT 24 Jul 05 05:59:03 PM PDT 24 183177099 ps
T1103 /workspace/coverage/default/49.otp_ctrl_check_fail.3886178426 Jul 05 05:57:54 PM PDT 24 Jul 05 05:58:13 PM PDT 24 2045261337 ps
T1104 /workspace/coverage/default/15.otp_ctrl_smoke.2914799294 Jul 05 05:56:19 PM PDT 24 Jul 05 05:56:27 PM PDT 24 2292380971 ps
T1105 /workspace/coverage/default/33.otp_ctrl_stress_all.432195402 Jul 05 05:57:04 PM PDT 24 Jul 05 05:59:08 PM PDT 24 16273527717 ps
T1106 /workspace/coverage/default/41.otp_ctrl_parallel_lc_esc.1615506137 Jul 05 05:57:18 PM PDT 24 Jul 05 05:57:23 PM PDT 24 163650777 ps
T354 /workspace/coverage/default/35.otp_ctrl_regwen.3940378508 Jul 05 05:57:00 PM PDT 24 Jul 05 05:57:05 PM PDT 24 1941778006 ps
T1107 /workspace/coverage/default/270.otp_ctrl_init_fail.3388687886 Jul 05 05:58:46 PM PDT 24 Jul 05 05:58:51 PM PDT 24 210046342 ps
T1108 /workspace/coverage/default/111.otp_ctrl_init_fail.59300060 Jul 05 05:58:11 PM PDT 24 Jul 05 05:58:17 PM PDT 24 115877242 ps
T1109 /workspace/coverage/default/271.otp_ctrl_init_fail.354430291 Jul 05 05:58:43 PM PDT 24 Jul 05 05:58:48 PM PDT 24 184843135 ps
T1110 /workspace/coverage/default/15.otp_ctrl_parallel_lc_esc.523060193 Jul 05 05:56:19 PM PDT 24 Jul 05 05:56:56 PM PDT 24 17150079692 ps
T1111 /workspace/coverage/default/155.otp_ctrl_init_fail.2153481264 Jul 05 05:58:29 PM PDT 24 Jul 05 05:58:35 PM PDT 24 411304740 ps
T1112 /workspace/coverage/default/293.otp_ctrl_init_fail.2328948208 Jul 05 05:58:54 PM PDT 24 Jul 05 05:58:59 PM PDT 24 373437277 ps
T1113 /workspace/coverage/default/272.otp_ctrl_init_fail.3748778405 Jul 05 05:58:43 PM PDT 24 Jul 05 05:58:48 PM PDT 24 294114179 ps
T1114 /workspace/coverage/default/6.otp_ctrl_dai_errs.1483838352 Jul 05 05:56:03 PM PDT 24 Jul 05 05:56:47 PM PDT 24 16439017375 ps
T1115 /workspace/coverage/default/58.otp_ctrl_parallel_lc_esc.1523476113 Jul 05 05:57:49 PM PDT 24 Jul 05 05:57:56 PM PDT 24 462725613 ps
T1116 /workspace/coverage/default/11.otp_ctrl_parallel_key_req.3354855 Jul 05 05:56:21 PM PDT 24 Jul 05 05:56:55 PM PDT 24 4597786716 ps
T1117 /workspace/coverage/default/49.otp_ctrl_dai_errs.3415319805 Jul 05 05:57:46 PM PDT 24 Jul 05 05:58:03 PM PDT 24 264282485 ps
T39 /workspace/coverage/default/235.otp_ctrl_init_fail.898454317 Jul 05 05:58:38 PM PDT 24 Jul 05 05:58:43 PM PDT 24 367984958 ps
T116 /workspace/coverage/default/195.otp_ctrl_init_fail.932835832 Jul 05 05:58:39 PM PDT 24 Jul 05 05:58:45 PM PDT 24 112136683 ps
T1118 /workspace/coverage/default/48.otp_ctrl_stress_all.2476693798 Jul 05 05:57:37 PM PDT 24 Jul 05 05:58:51 PM PDT 24 1948061622 ps
T315 /workspace/coverage/default/90.otp_ctrl_stress_all_with_rand_reset.3803246719 Jul 05 05:58:04 PM PDT 24 Jul 05 06:38:07 PM PDT 24 192624745561 ps
T1119 /workspace/coverage/default/71.otp_ctrl_parallel_lc_esc.941885940 Jul 05 05:57:49 PM PDT 24 Jul 05 05:57:59 PM PDT 24 157239837 ps
T117 /workspace/coverage/default/114.otp_ctrl_init_fail.2001211028 Jul 05 05:58:01 PM PDT 24 Jul 05 05:58:06 PM PDT 24 144447099 ps
T1120 /workspace/coverage/default/153.otp_ctrl_init_fail.1958944436 Jul 05 05:58:18 PM PDT 24 Jul 05 05:58:23 PM PDT 24 158664576 ps
T1121 /workspace/coverage/default/286.otp_ctrl_init_fail.836944543 Jul 05 05:58:52 PM PDT 24 Jul 05 05:58:58 PM PDT 24 138834641 ps
T1122 /workspace/coverage/default/2.otp_ctrl_dai_lock.3401358090 Jul 05 05:55:49 PM PDT 24 Jul 05 05:56:06 PM PDT 24 10623158247 ps
T1123 /workspace/coverage/default/10.otp_ctrl_macro_errs.1755429673 Jul 05 05:56:12 PM PDT 24 Jul 05 05:56:42 PM PDT 24 1063272726 ps
T1124 /workspace/coverage/default/29.otp_ctrl_smoke.1657221028 Jul 05 05:56:58 PM PDT 24 Jul 05 05:57:05 PM PDT 24 453415691 ps
T1125 /workspace/coverage/default/37.otp_ctrl_parallel_lc_esc.679961562 Jul 05 05:57:12 PM PDT 24 Jul 05 05:57:20 PM PDT 24 599927491 ps
T1126 /workspace/coverage/default/17.otp_ctrl_parallel_lc_esc.1637667337 Jul 05 05:56:18 PM PDT 24 Jul 05 05:56:26 PM PDT 24 1440695166 ps
T1127 /workspace/coverage/default/20.otp_ctrl_smoke.1615956206 Jul 05 05:56:23 PM PDT 24 Jul 05 05:56:36 PM PDT 24 856354493 ps
T1128 /workspace/coverage/default/46.otp_ctrl_test_access.990559684 Jul 05 05:57:37 PM PDT 24 Jul 05 05:57:48 PM PDT 24 760834029 ps
T1129 /workspace/coverage/default/4.otp_ctrl_init_fail.343580804 Jul 05 05:55:55 PM PDT 24 Jul 05 05:55:59 PM PDT 24 128366597 ps
T1130 /workspace/coverage/default/13.otp_ctrl_test_access.458105385 Jul 05 05:56:17 PM PDT 24 Jul 05 05:57:16 PM PDT 24 28025112151 ps
T1131 /workspace/coverage/default/72.otp_ctrl_parallel_lc_esc.3428910705 Jul 05 05:57:48 PM PDT 24 Jul 05 05:57:54 PM PDT 24 1509308675 ps
T1132 /workspace/coverage/default/93.otp_ctrl_init_fail.433353205 Jul 05 05:57:54 PM PDT 24 Jul 05 05:58:00 PM PDT 24 2134541012 ps
T1133 /workspace/coverage/default/34.otp_ctrl_parallel_lc_esc.2052140383 Jul 05 05:57:07 PM PDT 24 Jul 05 05:57:26 PM PDT 24 773819587 ps
T1134 /workspace/coverage/default/37.otp_ctrl_stress_all_with_rand_reset.3532727483 Jul 05 05:57:09 PM PDT 24 Jul 05 06:04:11 PM PDT 24 58998572222 ps
T1135 /workspace/coverage/default/161.otp_ctrl_parallel_lc_esc.1344823446 Jul 05 05:58:14 PM PDT 24 Jul 05 05:58:27 PM PDT 24 222986069 ps
T1136 /workspace/coverage/default/23.otp_ctrl_init_fail.2052390823 Jul 05 05:56:29 PM PDT 24 Jul 05 05:56:33 PM PDT 24 236101702 ps
T1137 /workspace/coverage/default/258.otp_ctrl_init_fail.2071786721 Jul 05 05:58:56 PM PDT 24 Jul 05 05:59:02 PM PDT 24 220925100 ps
T56 /workspace/coverage/default/23.otp_ctrl_check_fail.495854529 Jul 05 05:56:42 PM PDT 24 Jul 05 05:56:56 PM PDT 24 857119485 ps
T1138 /workspace/coverage/default/11.otp_ctrl_parallel_lc_req.1621046005 Jul 05 05:56:17 PM PDT 24 Jul 05 05:56:53 PM PDT 24 14510063160 ps
T1139 /workspace/coverage/default/215.otp_ctrl_init_fail.792554836 Jul 05 05:58:31 PM PDT 24 Jul 05 05:58:37 PM PDT 24 109075630 ps
T1140 /workspace/coverage/default/169.otp_ctrl_parallel_lc_esc.2370097609 Jul 05 05:58:19 PM PDT 24 Jul 05 05:58:25 PM PDT 24 1722726911 ps
T1141 /workspace/coverage/default/41.otp_ctrl_macro_errs.3435662163 Jul 05 05:57:17 PM PDT 24 Jul 05 05:57:48 PM PDT 24 1230858226 ps
T1142 /workspace/coverage/default/10.otp_ctrl_dai_errs.32729864 Jul 05 05:56:19 PM PDT 24 Jul 05 05:56:41 PM PDT 24 359342408 ps
T1143 /workspace/coverage/default/22.otp_ctrl_check_fail.3802869233 Jul 05 05:56:41 PM PDT 24 Jul 05 05:57:09 PM PDT 24 1402703111 ps
T1144 /workspace/coverage/default/36.otp_ctrl_macro_errs.2786880531 Jul 05 05:57:04 PM PDT 24 Jul 05 05:57:08 PM PDT 24 116634873 ps
T1145 /workspace/coverage/default/26.otp_ctrl_macro_errs.2067814894 Jul 05 05:56:48 PM PDT 24 Jul 05 05:57:21 PM PDT 24 2442264172 ps
T1146 /workspace/coverage/default/159.otp_ctrl_parallel_lc_esc.841868656 Jul 05 05:58:27 PM PDT 24 Jul 05 05:58:45 PM PDT 24 672319498 ps
T1147 /workspace/coverage/default/15.otp_ctrl_test_access.3319298740 Jul 05 05:56:21 PM PDT 24 Jul 05 05:56:35 PM PDT 24 683419306 ps
T1148 /workspace/coverage/default/1.otp_ctrl_background_chks.3532418381 Jul 05 05:55:50 PM PDT 24 Jul 05 05:55:57 PM PDT 24 960017834 ps
T1149 /workspace/coverage/default/33.otp_ctrl_smoke.1399937777 Jul 05 05:57:03 PM PDT 24 Jul 05 05:57:09 PM PDT 24 129159533 ps
T1150 /workspace/coverage/default/75.otp_ctrl_parallel_lc_esc.1360263561 Jul 05 05:57:49 PM PDT 24 Jul 05 05:58:15 PM PDT 24 2171476124 ps
T1151 /workspace/coverage/default/14.otp_ctrl_smoke.2329118767 Jul 05 05:56:16 PM PDT 24 Jul 05 05:56:23 PM PDT 24 359393801 ps
T1152 /workspace/coverage/default/92.otp_ctrl_parallel_lc_esc.786610629 Jul 05 05:57:58 PM PDT 24 Jul 05 05:58:11 PM PDT 24 1271189159 ps
T1153 /workspace/coverage/default/80.otp_ctrl_stress_all_with_rand_reset.3819235000 Jul 05 05:57:49 PM PDT 24 Jul 05 06:09:37 PM PDT 24 72061059549 ps
T1154 /workspace/coverage/default/64.otp_ctrl_init_fail.178885338 Jul 05 05:57:45 PM PDT 24 Jul 05 05:57:50 PM PDT 24 190665559 ps
T1155 /workspace/coverage/default/14.otp_ctrl_alert_test.3100864256 Jul 05 05:56:25 PM PDT 24 Jul 05 05:56:29 PM PDT 24 219187827 ps
T1156 /workspace/coverage/default/21.otp_ctrl_init_fail.3837497391 Jul 05 05:56:23 PM PDT 24 Jul 05 05:56:29 PM PDT 24 598302622 ps
T1157 /workspace/coverage/default/34.otp_ctrl_dai_lock.2579242464 Jul 05 05:57:08 PM PDT 24 Jul 05 05:57:14 PM PDT 24 478183392 ps
T1158 /workspace/coverage/default/20.otp_ctrl_parallel_lc_esc.1255379787 Jul 05 05:56:24 PM PDT 24 Jul 05 05:56:52 PM PDT 24 9279511114 ps
T1159 /workspace/coverage/default/39.otp_ctrl_parallel_lc_req.755586199 Jul 05 05:57:10 PM PDT 24 Jul 05 05:57:38 PM PDT 24 868772781 ps
T1160 /workspace/coverage/default/103.otp_ctrl_init_fail.895966168 Jul 05 05:58:04 PM PDT 24 Jul 05 05:58:11 PM PDT 24 146588166 ps
T1161 /workspace/coverage/default/25.otp_ctrl_smoke.606490784 Jul 05 05:56:46 PM PDT 24 Jul 05 05:56:55 PM PDT 24 499622099 ps
T1162 /workspace/coverage/default/25.otp_ctrl_regwen.1925351286 Jul 05 05:56:41 PM PDT 24 Jul 05 05:56:48 PM PDT 24 154375975 ps
T1163 /workspace/coverage/default/39.otp_ctrl_smoke.3077276456 Jul 05 05:57:13 PM PDT 24 Jul 05 05:57:19 PM PDT 24 599536952 ps
T1164 /workspace/coverage/default/48.otp_ctrl_smoke.1158938658 Jul 05 05:57:41 PM PDT 24 Jul 05 05:57:48 PM PDT 24 320111307 ps
T1165 /workspace/coverage/default/45.otp_ctrl_check_fail.3514172131 Jul 05 05:57:35 PM PDT 24 Jul 05 05:57:57 PM PDT 24 1019723143 ps
T1166 /workspace/coverage/default/20.otp_ctrl_macro_errs.1812590091 Jul 05 05:56:21 PM PDT 24 Jul 05 05:57:05 PM PDT 24 7288591724 ps
T1167 /workspace/coverage/default/9.otp_ctrl_stress_all.3023788079 Jul 05 05:56:19 PM PDT 24 Jul 05 05:59:44 PM PDT 24 15066987444 ps
T1168 /workspace/coverage/default/90.otp_ctrl_init_fail.441260456 Jul 05 05:57:54 PM PDT 24 Jul 05 05:58:00 PM PDT 24 561742879 ps
T1169 /workspace/coverage/default/44.otp_ctrl_test_access.2260635740 Jul 05 05:57:36 PM PDT 24 Jul 05 05:58:44 PM PDT 24 11506884812 ps
T1170 /workspace/coverage/default/7.otp_ctrl_dai_errs.3157555724 Jul 05 05:56:01 PM PDT 24 Jul 05 05:56:30 PM PDT 24 1794727573 ps
T1171 /workspace/coverage/default/116.otp_ctrl_parallel_lc_esc.389685732 Jul 05 05:58:02 PM PDT 24 Jul 05 05:58:10 PM PDT 24 194654060 ps
T1172 /workspace/coverage/default/44.otp_ctrl_alert_test.839576023 Jul 05 05:57:35 PM PDT 24 Jul 05 05:57:37 PM PDT 24 731718392 ps
T1173 /workspace/coverage/default/29.otp_ctrl_regwen.1141428437 Jul 05 05:56:50 PM PDT 24 Jul 05 05:56:58 PM PDT 24 673495859 ps
T1174 /workspace/coverage/default/192.otp_ctrl_parallel_lc_esc.2173499729 Jul 05 05:58:54 PM PDT 24 Jul 05 05:58:58 PM PDT 24 270444088 ps
T1175 /workspace/coverage/default/8.otp_ctrl_smoke.201475434 Jul 05 05:56:03 PM PDT 24 Jul 05 05:56:13 PM PDT 24 1097718188 ps
T1176 /workspace/coverage/default/18.otp_ctrl_dai_errs.834972386 Jul 05 05:56:25 PM PDT 24 Jul 05 05:57:00 PM PDT 24 1178285963 ps
T1177 /workspace/coverage/default/6.otp_ctrl_stress_all_with_rand_reset.2372899447 Jul 05 05:56:08 PM PDT 24 Jul 05 06:04:42 PM PDT 24 248122682873 ps
T1178 /workspace/coverage/default/224.otp_ctrl_init_fail.2447281636 Jul 05 05:58:47 PM PDT 24 Jul 05 05:58:52 PM PDT 24 279281934 ps
T1179 /workspace/coverage/default/25.otp_ctrl_alert_test.3886739602 Jul 05 05:56:45 PM PDT 24 Jul 05 05:56:47 PM PDT 24 616569237 ps
T1180 /workspace/coverage/default/158.otp_ctrl_parallel_lc_esc.3912643954 Jul 05 05:58:29 PM PDT 24 Jul 05 05:58:41 PM PDT 24 3253942302 ps
T1181 /workspace/coverage/default/20.otp_ctrl_parallel_key_req.3623792715 Jul 05 05:56:43 PM PDT 24 Jul 05 05:57:00 PM PDT 24 6778346441 ps
T1182 /workspace/coverage/default/32.otp_ctrl_init_fail.1850759219 Jul 05 05:56:54 PM PDT 24 Jul 05 05:56:59 PM PDT 24 320331058 ps
T1183 /workspace/coverage/default/13.otp_ctrl_regwen.2033766024 Jul 05 05:56:19 PM PDT 24 Jul 05 05:56:33 PM PDT 24 3932205765 ps
T1184 /workspace/coverage/default/39.otp_ctrl_macro_errs.741453240 Jul 05 05:57:10 PM PDT 24 Jul 05 05:57:34 PM PDT 24 1036122524 ps
T1185 /workspace/coverage/default/148.otp_ctrl_init_fail.2712756745 Jul 05 05:58:13 PM PDT 24 Jul 05 05:58:19 PM PDT 24 1838072359 ps
T1186 /workspace/coverage/default/20.otp_ctrl_init_fail.198169970 Jul 05 05:56:25 PM PDT 24 Jul 05 05:56:31 PM PDT 24 354294546 ps
T1187 /workspace/coverage/default/137.otp_ctrl_parallel_lc_esc.1593254689 Jul 05 05:58:10 PM PDT 24 Jul 05 05:58:14 PM PDT 24 143395124 ps
T1188 /workspace/coverage/default/1.otp_ctrl_dai_lock.2097106210 Jul 05 05:55:50 PM PDT 24 Jul 05 05:55:59 PM PDT 24 337906591 ps
T1189 /workspace/coverage/default/131.otp_ctrl_init_fail.1902483929 Jul 05 05:58:04 PM PDT 24 Jul 05 05:58:11 PM PDT 24 398199777 ps
T1190 /workspace/coverage/default/3.otp_ctrl_parallel_key_req.2761713715 Jul 05 05:55:54 PM PDT 24 Jul 05 05:56:02 PM PDT 24 364622787 ps
T265 /workspace/coverage/cover_reg_top/7.otp_ctrl_same_csr_outstanding.2094082595 Jul 05 04:41:55 PM PDT 24 Jul 05 04:42:00 PM PDT 24 276711450 ps
T263 /workspace/coverage/cover_reg_top/15.otp_ctrl_csr_rw.1129056109 Jul 05 04:42:05 PM PDT 24 Jul 05 04:42:10 PM PDT 24 40976235 ps
T1191 /workspace/coverage/cover_reg_top/3.otp_ctrl_mem_partial_access.3458555758 Jul 05 04:41:47 PM PDT 24 Jul 05 04:41:49 PM PDT 24 149651551 ps
T260 /workspace/coverage/cover_reg_top/0.otp_ctrl_tl_intg_err.871766394 Jul 05 04:41:41 PM PDT 24 Jul 05 04:41:54 PM PDT 24 2619552658 ps
T261 /workspace/coverage/cover_reg_top/3.otp_ctrl_tl_intg_err.2956252002 Jul 05 04:41:50 PM PDT 24 Jul 05 04:42:11 PM PDT 24 2600411970 ps
T361 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_mem_rw_with_rand_reset.1677008168 Jul 05 04:41:56 PM PDT 24 Jul 05 04:42:00 PM PDT 24 232164431 ps
T285 /workspace/coverage/cover_reg_top/13.otp_ctrl_csr_rw.3434248748 Jul 05 04:42:06 PM PDT 24 Jul 05 04:42:10 PM PDT 24 97687461 ps
T305 /workspace/coverage/cover_reg_top/4.otp_ctrl_same_csr_outstanding.2377300239 Jul 05 04:41:54 PM PDT 24 Jul 05 04:41:58 PM PDT 24 148982686 ps
T306 /workspace/coverage/cover_reg_top/3.otp_ctrl_same_csr_outstanding.1603014091 Jul 05 04:41:50 PM PDT 24 Jul 05 04:41:54 PM PDT 24 1251021521 ps
T1192 /workspace/coverage/cover_reg_top/18.otp_ctrl_intr_test.2715855617 Jul 05 04:42:05 PM PDT 24 Jul 05 04:42:09 PM PDT 24 147189245 ps
T286 /workspace/coverage/cover_reg_top/10.otp_ctrl_csr_rw.3750241288 Jul 05 04:41:54 PM PDT 24 Jul 05 04:41:57 PM PDT 24 86754969 ps
T1193 /workspace/coverage/cover_reg_top/7.otp_ctrl_csr_mem_rw_with_rand_reset.98594191 Jul 05 04:41:57 PM PDT 24 Jul 05 04:42:02 PM PDT 24 1112845835 ps
T1194 /workspace/coverage/cover_reg_top/9.otp_ctrl_csr_rw.3210705889 Jul 05 04:41:59 PM PDT 24 Jul 05 04:42:02 PM PDT 24 81578880 ps
T1195 /workspace/coverage/cover_reg_top/4.otp_ctrl_tl_errors.2107616818 Jul 05 04:41:47 PM PDT 24 Jul 05 04:41:51 PM PDT 24 126346889 ps
T1196 /workspace/coverage/cover_reg_top/3.otp_ctrl_tl_errors.2133281351 Jul 05 04:41:47 PM PDT 24 Jul 05 04:41:53 PM PDT 24 1578048195 ps
T262 /workspace/coverage/cover_reg_top/19.otp_ctrl_tl_intg_err.3304472793 Jul 05 04:42:12 PM PDT 24 Jul 05 04:42:35 PM PDT 24 4882284020 ps
T307 /workspace/coverage/cover_reg_top/18.otp_ctrl_same_csr_outstanding.4025988935 Jul 05 04:42:02 PM PDT 24 Jul 05 04:42:06 PM PDT 24 128620802 ps
T308 /workspace/coverage/cover_reg_top/6.otp_ctrl_csr_rw.232042533 Jul 05 04:41:54 PM PDT 24 Jul 05 04:41:57 PM PDT 24 581095470 ps
T1197 /workspace/coverage/cover_reg_top/7.otp_ctrl_tl_errors.1108406806 Jul 05 04:43:45 PM PDT 24 Jul 05 04:43:52 PM PDT 24 293314824 ps
T1198 /workspace/coverage/cover_reg_top/32.otp_ctrl_intr_test.4004705077 Jul 05 04:42:11 PM PDT 24 Jul 05 04:42:16 PM PDT 24 159252629 ps
T287 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_hw_reset.284246494 Jul 05 04:41:51 PM PDT 24 Jul 05 04:41:54 PM PDT 24 182885923 ps
T267 /workspace/coverage/cover_reg_top/13.otp_ctrl_tl_intg_err.47869722 Jul 05 04:42:06 PM PDT 24 Jul 05 04:42:43 PM PDT 24 3605996358 ps
T1199 /workspace/coverage/cover_reg_top/13.otp_ctrl_intr_test.2943062159 Jul 05 04:42:04 PM PDT 24 Jul 05 04:42:08 PM PDT 24 45956747 ps
T342 /workspace/coverage/cover_reg_top/6.otp_ctrl_tl_intg_err.414791677 Jul 05 04:41:55 PM PDT 24 Jul 05 04:42:27 PM PDT 24 20901437922 ps
T1200 /workspace/coverage/cover_reg_top/5.otp_ctrl_tl_errors.2944939208 Jul 05 04:41:55 PM PDT 24 Jul 05 04:42:00 PM PDT 24 65854521 ps
T1201 /workspace/coverage/cover_reg_top/6.otp_ctrl_csr_mem_rw_with_rand_reset.1313456378 Jul 05 04:41:57 PM PDT 24 Jul 05 04:42:02 PM PDT 24 113584249 ps
T1202 /workspace/coverage/cover_reg_top/16.otp_ctrl_tl_errors.227798414 Jul 05 04:42:05 PM PDT 24 Jul 05 04:42:11 PM PDT 24 97413808 ps
T1203 /workspace/coverage/cover_reg_top/29.otp_ctrl_intr_test.3409705638 Jul 05 04:42:12 PM PDT 24 Jul 05 04:42:16 PM PDT 24 74155513 ps
T309 /workspace/coverage/cover_reg_top/2.otp_ctrl_same_csr_outstanding.1762021606 Jul 05 04:41:47 PM PDT 24 Jul 05 04:41:51 PM PDT 24 97533348 ps
T316 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_bit_bash.152721582 Jul 05 04:41:42 PM PDT 24 Jul 05 04:41:51 PM PDT 24 1983046631 ps
T1204 /workspace/coverage/cover_reg_top/5.otp_ctrl_csr_mem_rw_with_rand_reset.2482571671 Jul 05 04:42:00 PM PDT 24 Jul 05 04:42:05 PM PDT 24 73179173 ps
T310 /workspace/coverage/cover_reg_top/1.otp_ctrl_same_csr_outstanding.1522583976 Jul 05 04:41:48 PM PDT 24 Jul 05 04:41:51 PM PDT 24 85513130 ps
T311 /workspace/coverage/cover_reg_top/0.otp_ctrl_same_csr_outstanding.2081707468 Jul 05 04:41:42 PM PDT 24 Jul 05 04:41:46 PM PDT 24 110763631 ps
T1205 /workspace/coverage/cover_reg_top/8.otp_ctrl_intr_test.2801084124 Jul 05 04:41:56 PM PDT 24 Jul 05 04:42:00 PM PDT 24 601260441 ps
T1206 /workspace/coverage/cover_reg_top/2.otp_ctrl_intr_test.1703607044 Jul 05 04:41:48 PM PDT 24 Jul 05 04:41:50 PM PDT 24 544493366 ps
T1207 /workspace/coverage/cover_reg_top/1.otp_ctrl_tl_errors.458383919 Jul 05 04:41:39 PM PDT 24 Jul 05 04:41:44 PM PDT 24 64265695 ps
T1208 /workspace/coverage/cover_reg_top/12.otp_ctrl_tl_intg_err.1151103247 Jul 05 04:42:04 PM PDT 24 Jul 05 04:42:16 PM PDT 24 1346125026 ps
T1209 /workspace/coverage/cover_reg_top/44.otp_ctrl_intr_test.1950771296 Jul 05 04:42:15 PM PDT 24 Jul 05 04:42:18 PM PDT 24 39054889 ps
T1210 /workspace/coverage/cover_reg_top/46.otp_ctrl_intr_test.1018557035 Jul 05 04:42:12 PM PDT 24 Jul 05 04:42:17 PM PDT 24 564702610 ps
T288 /workspace/coverage/cover_reg_top/5.otp_ctrl_csr_rw.2301801450 Jul 05 04:41:59 PM PDT 24 Jul 05 04:42:02 PM PDT 24 53823690 ps
T1211 /workspace/coverage/cover_reg_top/2.otp_ctrl_mem_walk.4091125978 Jul 05 04:41:49 PM PDT 24 Jul 05 04:41:52 PM PDT 24 510579413 ps
T1212 /workspace/coverage/cover_reg_top/49.otp_ctrl_intr_test.2797106 Jul 05 04:42:11 PM PDT 24 Jul 05 04:42:15 PM PDT 24 37970342 ps
T1213 /workspace/coverage/cover_reg_top/14.otp_ctrl_tl_errors.1807342089 Jul 05 04:42:05 PM PDT 24 Jul 05 04:42:11 PM PDT 24 103066198 ps
T289 /workspace/coverage/cover_reg_top/8.otp_ctrl_csr_rw.3519877172 Jul 05 04:41:56 PM PDT 24 Jul 05 04:41:59 PM PDT 24 47244152 ps
T1214 /workspace/coverage/cover_reg_top/16.otp_ctrl_tl_intg_err.848373293 Jul 05 04:42:06 PM PDT 24 Jul 05 04:42:20 PM PDT 24 1567849706 ps
T1215 /workspace/coverage/cover_reg_top/37.otp_ctrl_intr_test.3028319486 Jul 05 04:42:12 PM PDT 24 Jul 05 04:42:16 PM PDT 24 37554111 ps
T1216 /workspace/coverage/cover_reg_top/15.otp_ctrl_intr_test.661309254 Jul 05 04:42:08 PM PDT 24 Jul 05 04:42:11 PM PDT 24 158011007 ps
T1217 /workspace/coverage/cover_reg_top/17.otp_ctrl_tl_errors.457295405 Jul 05 04:42:04 PM PDT 24 Jul 05 04:42:10 PM PDT 24 99109316 ps
T1218 /workspace/coverage/cover_reg_top/8.otp_ctrl_same_csr_outstanding.4008859594 Jul 05 04:41:55 PM PDT 24 Jul 05 04:41:58 PM PDT 24 181922063 ps
T1219 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_rw.4154353711 Jul 05 04:41:44 PM PDT 24 Jul 05 04:41:47 PM PDT 24 40899607 ps
T1220 /workspace/coverage/cover_reg_top/7.otp_ctrl_intr_test.30853467 Jul 05 04:41:59 PM PDT 24 Jul 05 04:42:02 PM PDT 24 85370073 ps
T1221 /workspace/coverage/cover_reg_top/0.otp_ctrl_intr_test.2846030356 Jul 05 04:41:41 PM PDT 24 Jul 05 04:41:44 PM PDT 24 148475886 ps
T1222 /workspace/coverage/cover_reg_top/5.otp_ctrl_same_csr_outstanding.644805017 Jul 05 04:41:53 PM PDT 24 Jul 05 04:41:56 PM PDT 24 181443459 ps
T1223 /workspace/coverage/cover_reg_top/26.otp_ctrl_intr_test.2819390165 Jul 05 04:42:12 PM PDT 24 Jul 05 04:42:16 PM PDT 24 80423996 ps
T1224 /workspace/coverage/cover_reg_top/43.otp_ctrl_intr_test.1544774980 Jul 05 04:42:10 PM PDT 24 Jul 05 04:42:14 PM PDT 24 521303544 ps
T1225 /workspace/coverage/cover_reg_top/21.otp_ctrl_intr_test.4229269260 Jul 05 04:42:18 PM PDT 24 Jul 05 04:42:22 PM PDT 24 568730294 ps
T1226 /workspace/coverage/cover_reg_top/15.otp_ctrl_tl_intg_err.1096222272 Jul 05 04:42:06 PM PDT 24 Jul 05 04:42:22 PM PDT 24 10192081918 ps
T1227 /workspace/coverage/cover_reg_top/10.otp_ctrl_intr_test.4275787745 Jul 05 04:41:55 PM PDT 24 Jul 05 04:41:58 PM PDT 24 46624385 ps
T1228 /workspace/coverage/cover_reg_top/19.otp_ctrl_same_csr_outstanding.2109134074 Jul 05 04:42:18 PM PDT 24 Jul 05 04:42:23 PM PDT 24 77509005 ps
T1229 /workspace/coverage/cover_reg_top/31.otp_ctrl_intr_test.2661286258 Jul 05 04:42:11 PM PDT 24 Jul 05 04:42:16 PM PDT 24 568229456 ps
T1230 /workspace/coverage/cover_reg_top/17.otp_ctrl_csr_rw.62098522 Jul 05 04:42:06 PM PDT 24 Jul 05 04:42:10 PM PDT 24 153965391 ps
T1231 /workspace/coverage/cover_reg_top/1.otp_ctrl_mem_walk.571255633 Jul 05 04:41:41 PM PDT 24 Jul 05 04:41:44 PM PDT 24 98358673 ps
T290 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_hw_reset.4290102863 Jul 05 04:41:48 PM PDT 24 Jul 05 04:41:51 PM PDT 24 99490910 ps
T1232 /workspace/coverage/cover_reg_top/16.otp_ctrl_same_csr_outstanding.2402080210 Jul 05 04:42:03 PM PDT 24 Jul 05 04:42:09 PM PDT 24 181644128 ps
T340 /workspace/coverage/cover_reg_top/17.otp_ctrl_tl_intg_err.58081442 Jul 05 04:42:04 PM PDT 24 Jul 05 04:42:19 PM PDT 24 2449219449 ps
T1233 /workspace/coverage/cover_reg_top/11.otp_ctrl_intr_test.964233666 Jul 05 04:42:05 PM PDT 24 Jul 05 04:42:09 PM PDT 24 155065565 ps
T1234 /workspace/coverage/cover_reg_top/10.otp_ctrl_same_csr_outstanding.3770695946 Jul 05 04:41:55 PM PDT 24 Jul 05 04:41:59 PM PDT 24 274523209 ps
T1235 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_mem_rw_with_rand_reset.2532652651 Jul 05 04:41:44 PM PDT 24 Jul 05 04:41:48 PM PDT 24 174767850 ps
T1236 /workspace/coverage/cover_reg_top/36.otp_ctrl_intr_test.200167990 Jul 05 04:42:10 PM PDT 24 Jul 05 04:42:13 PM PDT 24 40132488 ps
T291 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_aliasing.2994257487 Jul 05 04:41:50 PM PDT 24 Jul 05 04:41:55 PM PDT 24 96160254 ps
T1237 /workspace/coverage/cover_reg_top/6.otp_ctrl_tl_errors.2641925164 Jul 05 04:41:53 PM PDT 24 Jul 05 04:42:01 PM PDT 24 1311392856 ps
T1238 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_bit_bash.4183086493 Jul 05 04:41:56 PM PDT 24 Jul 05 04:42:03 PM PDT 24 223298853 ps
T1239 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_aliasing.2483154369 Jul 05 04:41:43 PM PDT 24 Jul 05 04:41:47 PM PDT 24 98503672 ps
T1240 /workspace/coverage/cover_reg_top/48.otp_ctrl_intr_test.2671653128 Jul 05 04:42:13 PM PDT 24 Jul 05 04:42:17 PM PDT 24 81880288 ps
T1241 /workspace/coverage/cover_reg_top/8.otp_ctrl_csr_mem_rw_with_rand_reset.3649070210 Jul 05 04:41:56 PM PDT 24 Jul 05 04:42:00 PM PDT 24 109937453 ps
T1242 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_bit_bash.3846012571 Jul 05 04:41:47 PM PDT 24 Jul 05 04:41:54 PM PDT 24 1045503685 ps
T1243 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_hw_reset.2540757787 Jul 05 04:41:48 PM PDT 24 Jul 05 04:41:51 PM PDT 24 109057690 ps
T1244 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_mem_rw_with_rand_reset.776263644 Jul 05 04:41:49 PM PDT 24 Jul 05 04:41:52 PM PDT 24 67627104 ps
T266 /workspace/coverage/cover_reg_top/1.otp_ctrl_tl_intg_err.2079719499 Jul 05 04:41:46 PM PDT 24 Jul 05 04:41:57 PM PDT 24 1563454306 ps
T292 /workspace/coverage/cover_reg_top/14.otp_ctrl_csr_rw.1330664457 Jul 05 04:42:06 PM PDT 24 Jul 05 04:42:10 PM PDT 24 89870397 ps
T1245 /workspace/coverage/cover_reg_top/16.otp_ctrl_intr_test.2602916347 Jul 05 04:42:04 PM PDT 24 Jul 05 04:42:09 PM PDT 24 139313427 ps
T1246 /workspace/coverage/cover_reg_top/27.otp_ctrl_intr_test.2723621980 Jul 05 04:42:11 PM PDT 24 Jul 05 04:42:16 PM PDT 24 531587671 ps
T1247 /workspace/coverage/cover_reg_top/18.otp_ctrl_csr_rw.1006334081 Jul 05 04:42:04 PM PDT 24 Jul 05 04:42:08 PM PDT 24 44652261 ps
T1248 /workspace/coverage/cover_reg_top/1.otp_ctrl_mem_partial_access.795454688 Jul 05 04:41:44 PM PDT 24 Jul 05 04:41:46 PM PDT 24 72656147 ps
T1249 /workspace/coverage/cover_reg_top/40.otp_ctrl_intr_test.4222415950 Jul 05 04:42:13 PM PDT 24 Jul 05 04:42:18 PM PDT 24 531550897 ps
T1250 /workspace/coverage/cover_reg_top/12.otp_ctrl_intr_test.3413938999 Jul 05 04:42:06 PM PDT 24 Jul 05 04:42:10 PM PDT 24 84141606 ps
T336 /workspace/coverage/cover_reg_top/9.otp_ctrl_tl_intg_err.2311681824 Jul 05 04:41:54 PM PDT 24 Jul 05 04:42:13 PM PDT 24 10294025006 ps
T1251 /workspace/coverage/cover_reg_top/3.otp_ctrl_intr_test.3916884601 Jul 05 04:41:51 PM PDT 24 Jul 05 04:41:53 PM PDT 24 82943223 ps
T1252 /workspace/coverage/cover_reg_top/9.otp_ctrl_csr_mem_rw_with_rand_reset.878358227 Jul 05 04:41:57 PM PDT 24 Jul 05 04:42:01 PM PDT 24 118549908 ps
T1253 /workspace/coverage/cover_reg_top/6.otp_ctrl_same_csr_outstanding.3465904096 Jul 05 04:42:00 PM PDT 24 Jul 05 04:42:04 PM PDT 24 72357161 ps
T293 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_aliasing.810886995 Jul 05 04:41:51 PM PDT 24 Jul 05 04:41:58 PM PDT 24 165810197 ps
T294 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_rw.1789248545 Jul 05 04:41:53 PM PDT 24 Jul 05 04:41:55 PM PDT 24 90603855 ps
T1254 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_rw.3621401667 Jul 05 04:41:50 PM PDT 24 Jul 05 04:41:53 PM PDT 24 50697346 ps
T1255 /workspace/coverage/cover_reg_top/5.otp_ctrl_intr_test.994033499 Jul 05 04:41:56 PM PDT 24 Jul 05 04:42:00 PM PDT 24 520649817 ps
T1256 /workspace/coverage/cover_reg_top/30.otp_ctrl_intr_test.1674788454 Jul 05 04:42:13 PM PDT 24 Jul 05 04:42:18 PM PDT 24 147759780 ps
T343 /workspace/coverage/cover_reg_top/4.otp_ctrl_tl_intg_err.3233062125 Jul 05 04:41:51 PM PDT 24 Jul 05 04:42:12 PM PDT 24 4870159887 ps
T1257 /workspace/coverage/cover_reg_top/22.otp_ctrl_intr_test.3915880210 Jul 05 04:42:11 PM PDT 24 Jul 05 04:42:14 PM PDT 24 38222602 ps
T1258 /workspace/coverage/cover_reg_top/39.otp_ctrl_intr_test.235276334 Jul 05 04:42:09 PM PDT 24 Jul 05 04:42:12 PM PDT 24 567901770 ps
T1259 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_bit_bash.2442516214 Jul 05 04:41:50 PM PDT 24 Jul 05 04:41:57 PM PDT 24 201303295 ps
T295 /workspace/coverage/cover_reg_top/16.otp_ctrl_csr_rw.994117520 Jul 05 04:42:04 PM PDT 24 Jul 05 04:42:09 PM PDT 24 45818720 ps
T1260 /workspace/coverage/cover_reg_top/14.otp_ctrl_csr_mem_rw_with_rand_reset.725725776 Jul 05 04:42:06 PM PDT 24 Jul 05 04:42:13 PM PDT 24 1689884653 ps
T1261 /workspace/coverage/cover_reg_top/3.otp_ctrl_mem_walk.3384602854 Jul 05 04:41:53 PM PDT 24 Jul 05 04:41:56 PM PDT 24 527908353 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%