dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 14395 1 T1 4 T2 6 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 14395 1 T1 4 T2 6 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 10292 1 T1 2 T2 4 T3 1
true 16755 1 T1 5 T2 6 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 11226 1 T1 3 T2 4 T3 1
true 16817 1 T1 5 T2 6 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 92 1 T4 2 T103 2 T76 4
others[1] 112 1 T41 2 T106 2 T76 2
others[2] 76 1 T103 2 T105 4 T176 2
others[3] 122 1 T13 2 T101 2 T105 6
others[4] 82 1 T4 2 T99 2 T75 2
others[5] 108 1 T101 2 T76 4 T124 4
others[6] 100 1 T13 2 T41 2 T181 6
others[7] 120 1 T4 2 T76 8 T181 6
false 14395 1 T1 4 T2 6 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 94 1 T101 2 T103 2 T104 2
others[1] 84 1 T100 2 T101 2 T76 2
others[2] 116 1 T41 2 T42 2 T100 2
others[3] 84 1 T65 2 T103 2 T75 2
others[4] 72 1 T13 2 T42 2 T100 2
others[5] 94 1 T111 2 T76 2 T124 2
others[6] 90 1 T110 2 T105 2 T106 2
others[7] 116 1 T4 2 T103 2 T75 2
false 14395 1 T1 4 T2 6 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 88 1 T75 2 T110 2 T124 2
others[1] 94 1 T75 4 T106 2 T76 2
others[2] 72 1 T13 4 T101 2 T181 2
others[3] 102 1 T105 2 T106 2 T76 2
others[4] 98 1 T101 2 T110 2 T111 2
others[5] 104 1 T4 2 T41 2 T101 2
others[6] 98 1 T103 2 T76 4 T181 2
others[7] 124 1 T103 2 T106 4 T76 2
false 14395 1 T1 4 T2 6 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 64 1 T181 2 T183 2 T320 2
others[1] 72 1 T76 2 T181 2 T361 2
others[2] 68 1 T105 2 T124 2 T322 2
others[3] 112 1 T4 2 T42 2 T100 2
others[4] 58 1 T75 2 T362 2 T320 2
others[5] 60 1 T4 2 T105 2 T76 2
others[6] 72 1 T42 2 T107 2 T124 2
others[7] 92 1 T99 2 T103 2 T75 2
false 14395 1 T1 4 T2 6 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 108 1 T105 4 T76 8 T124 4
others[1] 110 1 T103 2 T105 4 T106 2
others[2] 104 1 T75 2 T124 2 T178 2
others[3] 98 1 T2 2 T13 2 T41 2
others[4] 92 1 T75 2 T106 2 T76 2
others[5] 94 1 T13 2 T76 2 T124 2
others[6] 92 1 T106 2 T76 2 T124 4
others[7] 122 1 T101 2 T105 4 T107 2
false 14395 1 T1 4 T2 6 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 32 1 T75 2 T106 2 T179 2
others[1] 26 1 T75 2 T105 2 T363 2
others[2] 30 1 T105 2 T106 2 T76 2
others[3] 30 1 T13 2 T105 2 T76 2
others[4] 30 1 T105 2 T182 2 T364 2
others[5] 54 1 T65 2 T106 2 T361 2
others[6] 28 1 T105 2 T178 4 T361 2
others[7] 36 1 T101 2 T106 2 T57 2
false 14395 1 T1 4 T2 6 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 98 1 T65 2 T106 2 T107 2
others[1] 68 1 T105 4 T76 4 T365 2
others[2] 98 1 T101 2 T65 2 T366 2
others[3] 134 1 T41 2 T103 2 T75 2
others[4] 110 1 T75 2 T105 2 T107 2
others[5] 80 1 T4 2 T42 2 T75 2
others[6] 92 1 T41 2 T42 2 T76 2
others[7] 116 1 T42 4 T75 2 T105 2
false 14395 1 T1 4 T2 6 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 110 1 T42 2 T75 2 T110 2
others[1] 84 1 T109 2 T75 2 T181 2
others[2] 112 1 T4 2 T41 2 T105 2
others[3] 90 1 T65 2 T75 2 T110 2
others[4] 90 1 T106 2 T124 2 T181 4
others[5] 98 1 T110 2 T106 2 T177 2
others[6] 68 1 T105 4 T181 2 T367 2
others[7] 154 1 T110 2 T128 2 T107 2
false 14395 1 T1 4 T2 6 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 94 1 T103 2 T76 2 T124 2
others[1] 94 1 T101 2 T65 2 T103 2
others[2] 112 1 T111 2 T105 2 T181 2
others[3] 88 1 T13 2 T75 2 T106 2
others[4] 90 1 T110 2 T105 2 T76 6
others[5] 100 1 T41 2 T104 2 T111 2
others[6] 90 1 T41 2 T75 2 T176 2
others[7] 112 1 T13 4 T41 2 T102 2
false 14395 1 T1 4 T2 6 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 102 1 T4 4 T41 2 T100 2
others[1] 98 1 T13 2 T41 2 T100 2
others[2] 94 1 T41 2 T100 2 T105 2
others[3] 92 1 T41 2 T104 4 T107 2
others[4] 94 1 T4 2 T110 2 T76 2
others[5] 90 1 T102 2 T101 2 T76 2
others[6] 118 1 T4 2 T42 2 T106 4
others[7] 112 1 T103 2 T75 4 T105 4
false 14395 1 T1 4 T2 6 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 126 1 T42 2 T101 2 T106 2
others[1] 82 1 T4 4 T104 2 T106 2
others[2] 98 1 T106 2 T76 4 T124 2
others[3] 118 1 T105 6 T106 2 T76 2
others[4] 102 1 T76 2 T124 2 T366 2
others[5] 88 1 T65 2 T105 2 T361 2
others[6] 94 1 T75 2 T111 2 T76 8
others[7] 126 1 T41 2 T42 2 T65 2
false 14395 1 T1 4 T2 6 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 35 1 T39 1 T174 1 T15 1
others[1] 34 1 T6 1 T7 1 T41 2
others[2] 31 1 T8 1 T39 1 T18 1
others[3] 34 1 T7 2 T17 1 T15 1
others[4] 33 1 T6 1 T7 1 T77 1
others[5] 21 1 T7 1 T77 1 T17 1
others[6] 40 1 T77 1 T17 1 T18 3
others[7] 41 1 T8 1 T39 1 T15 1
false 14395 1 T1 4 T2 6 T3 4
true 2462 1 T2 1 T4 10 T13 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 34 1 T77 1 T39 1 T234 2
others[1] 40 1 T77 1 T39 2 T15 1
others[2] 29 1 T7 2 T41 2 T17 1
others[3] 37 1 T7 1 T8 1 T74 2
others[4] 21 1 T7 1 T368 1 T323 1
others[5] 29 1 T8 1 T77 1 T15 1
others[6] 29 1 T6 1 T7 1 T174 1
others[7] 49 1 T6 1 T8 1 T17 2
false 11697 1 T1 3 T2 4 T3 2
true 19225 1 T1 5 T2 7 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 100 1 T4 2 T103 2 T105 2
others[1] 92 1 T4 2 T99 2 T101 2
others[2] 118 1 T4 2 T41 2 T76 2
others[3] 86 1 T106 2 T76 4 T124 4
others[4] 86 1 T105 4 T181 4 T248 2
others[5] 122 1 T13 4 T75 2 T107 2
others[6] 106 1 T101 2 T103 2 T76 6
others[7] 102 1 T41 2 T105 2 T106 2
false 7798 1 T1 1 T2 1 T3 2
true 16876 1 T1 5 T2 6 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 102 1 T42 2 T100 4 T101 2
others[1] 78 1 T4 2 T75 2 T105 4
others[2] 100 1 T41 2 T100 2 T101 2
others[3] 66 1 T103 2 T111 2 T105 2
others[4] 92 1 T13 2 T103 2 T109 2
others[5] 92 1 T103 2 T105 4 T181 2
others[6] 86 1 T103 2 T75 2 T110 2
others[7] 134 1 T42 2 T65 2 T105 2
false 6840 1 T1 2 T2 1 T3 1
true 16633 1 T1 5 T2 6 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 86 1 T110 2 T106 2 T107 2
others[1] 88 1 T4 2 T111 2 T181 4
others[2] 108 1 T101 2 T103 2 T110 4
others[3] 98 1 T103 2 T178 4 T367 2
others[4] 112 1 T101 4 T103 2 T75 2
others[5] 94 1 T106 2 T76 6 T361 2
others[6] 96 1 T13 2 T41 2 T105 2
others[7] 98 1 T13 2 T75 4 T105 2
false 7309 1 T1 3 T2 4 T3 1
true 16663 1 T1 5 T2 6 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 23 1 T77 1 T174 1 T313 1
others[1] 32 1 T7 1 T17 1 T76 2
others[2] 37 1 T8 1 T17 1 T369 1
others[3] 28 1 T6 1 T8 1 T39 1
others[4] 27 1 T6 1 T17 1 T15 1
others[5] 46 1 T7 1 T39 1 T42 2
others[6] 38 1 T6 1 T7 1 T17 2
others[7] 48 1 T17 1 T15 1 T323 2
false 11640 1 T1 3 T2 4 T3 2
true 19157 1 T1 5 T2 7 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 62 1 T181 2 T361 2 T370 2
others[1] 66 1 T42 2 T107 2 T181 2
others[2] 76 1 T75 2 T107 2 T76 2
others[3] 66 1 T75 2 T105 2 T370 2
others[4] 74 1 T100 2 T76 2 T124 6
others[5] 86 1 T4 2 T361 2 T182 2
others[6] 86 1 T4 2 T42 2 T99 2
others[7] 82 1 T105 4 T76 2 T181 4
false 8859 1 T1 1 T2 1 T3 2
true 16880 1 T1 5 T2 6 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 45 1 T39 2 T15 1 T18 1
others[1] 34 1 T8 1 T174 1 T15 1
others[2] 28 1 T6 2 T17 2 T18 1
others[3] 30 1 T6 1 T39 1 T17 1
others[4] 34 1 T77 2 T18 1 T369 1
others[5] 40 1 T7 1 T77 1 T371 2
others[6] 25 1 T7 1 T17 1 T368 1
others[7] 46 1 T6 1 T8 1 T17 2
false 11578 1 T1 3 T2 4 T3 2
true 19148 1 T1 5 T2 8 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 90 1 T13 2 T106 2 T76 2
others[1] 112 1 T41 2 T105 2 T106 2
others[2] 90 1 T75 2 T76 6 T177 2
others[3] 148 1 T101 2 T105 4 T76 4
others[4] 84 1 T75 2 T105 4 T106 2
others[5] 64 1 T105 2 T361 2 T319 2
others[6] 90 1 T13 2 T76 2 T177 2
others[7] 142 1 T2 2 T103 2 T76 2
false 7721 1 T1 3 T2 1 T3 2
true 16803 1 T1 5 T2 6 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 29 1 T6 1 T41 2 T19 1
others[1] 39 1 T6 2 T77 1 T17 3
others[2] 33 1 T6 1 T8 1 T39 1
others[3] 29 1 T77 1 T18 1 T19 1
others[4] 37 1 T7 1 T8 1 T174 2
others[5] 33 1 T6 1 T7 1 T234 2
others[6] 41 1 T6 1 T17 1 T174 1
others[7] 55 1 T6 1 T15 1 T18 1
false 11541 1 T1 3 T2 4 T3 2
true 19128 1 T1 5 T2 8 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 40 1 T75 2 T105 2 T106 4
others[1] 32 1 T177 2 T361 2 T182 2
others[2] 18 1 T105 4 T364 2 T183 4
others[3] 32 1 T101 2 T65 2 T105 2
others[4] 26 1 T13 2 T182 2 T319 2
others[5] 26 1 T240 2 T363 2 T320 4
others[6] 44 1 T105 2 T76 2 T178 2
others[7] 48 1 T75 2 T106 4 T76 2
false 10019 1 T1 3 T2 4 T3 2
true 16827 1 T1 5 T2 6 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 94 1 T101 2 T105 4 T76 2
others[1] 102 1 T42 4 T105 2 T76 4
others[2] 70 1 T42 2 T75 4 T76 4
others[3] 102 1 T65 2 T105 2 T76 2
others[4] 106 1 T106 2 T107 4 T76 4
others[5] 80 1 T4 2 T41 2 T103 2
others[6] 112 1 T75 2 T107 2 T76 6
others[7] 130 1 T41 2 T42 2 T65 2
false 6999 1 T1 2 T2 4 T3 1
true 16637 1 T1 5 T2 6 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 96 1 T110 2 T128 2 T105 2
others[1] 94 1 T65 2 T75 2 T107 2
others[2] 90 1 T109 2 T106 2 T76 2
others[3] 96 1 T105 2 T106 2 T124 2
others[4] 96 1 T4 2 T75 2 T110 2
others[5] 104 1 T75 2 T110 2 T124 2
others[6] 92 1 T42 2 T111 2 T106 2
others[7] 138 1 T41 2 T110 2 T106 2
false 6999 1 T1 2 T2 4 T3 1
true 16637 1 T1 5 T2 6 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 70 1 T104 2 T111 2 T105 2
others[1] 122 1 T13 2 T75 4 T366 2
others[2] 92 1 T41 2 T110 2 T111 2
others[3] 86 1 T13 2 T76 4 T366 2
others[4] 102 1 T101 2 T106 2 T366 2
others[5] 96 1 T41 4 T102 2 T65 2
others[6] 108 1 T103 4 T176 2 T76 2
others[7] 104 1 T13 2 T110 2 T128 2
false 6394 1 T1 2 T2 2 T3 1
true 16642 1 T1 5 T2 6 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 98 1 T4 2 T128 2 T367 2
others[1] 106 1 T4 2 T102 2 T104 2
others[2] 78 1 T4 2 T100 2 T361 2
others[3] 106 1 T41 2 T42 2 T105 2
others[4] 88 1 T41 2 T101 2 T103 2
others[5] 96 1 T4 2 T13 2 T41 2
others[6] 114 1 T103 2 T75 2 T76 2
others[7] 114 1 T41 2 T100 4 T75 2
false 6394 1 T1 2 T2 2 T3 1
true 16642 1 T1 5 T2 6 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 66 1 T110 4 T181 2 T240 4
others[1] 46 1 T107 2 T76 4 T124 2
others[2] 66 1 T106 2 T124 2 T181 2
others[3] 70 1 T110 2 T105 2 T76 4
others[4] 62 1 T76 2 T178 2 T366 2
others[5] 68 1 T99 2 T100 2 T106 2
others[6] 74 1 T41 2 T105 2 T124 2
others[7] 48 1 T109 2 T124 2 T181 2
false 6805 1 T1 2 T2 3 T3 1
true 18030 1 T1 5 T2 7 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 68 1 T103 2 T361 2 T365 2
others[1] 76 1 T106 2 T178 2 T367 2
others[2] 58 1 T107 2 T76 2 T181 2
others[3] 64 1 T41 2 T110 2 T105 2
others[4] 88 1 T41 2 T103 2 T75 2
others[5] 60 1 T106 2 T76 2 T366 2
others[6] 82 1 T100 2 T106 4 T124 2
others[7] 76 1 T100 2 T75 2 T106 2
false 6805 1 T1 2 T2 3 T3 1
true 18030 1 T1 5 T2 7 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 26 1 T39 2 T15 1 T18 3
others[1] 38 1 T39 1 T174 3 T372 1
others[2] 32 1 T7 1 T77 1 T39 1
others[3] 41 1 T8 2 T77 1 T17 1
others[4] 39 1 T6 2 T39 1 T18 1
others[5] 46 1 T7 1 T77 1 T17 1
others[6] 34 1 T7 1 T8 2 T77 1
others[7] 44 1 T7 1 T39 2 T17 1
false 11770 1 T1 3 T2 4 T3 2
true 19243 1 T1 5 T2 6 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 98 1 T101 2 T103 2 T104 2
others[1] 112 1 T106 2 T76 4 T181 2
others[2] 122 1 T4 4 T41 2 T42 2
others[3] 88 1 T111 2 T105 2 T106 2
others[4] 102 1 T105 2 T76 4 T124 2
others[5] 100 1 T42 2 T65 4 T75 2
others[6] 98 1 T105 2 T106 2 T248 2
others[7] 114 1 T105 2 T106 2 T76 2
false 7622 1 T1 1 T2 1 T3 2
true 16839 1 T1 5 T2 6 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 31 1 T174 1 T369 1 T222 2
others[1] 40 1 T8 1 T15 1 T76 2
others[2] 28 1 T7 1 T39 1 T42 2
others[3] 38 1 T8 1 T77 1 T17 3
others[4] 31 1 T6 1 T7 1 T39 1
others[5] 40 1 T6 1 T17 1 T101 2
others[6] 26 1 T7 1 T17 1 T18 1
others[7] 46 1 T6 1 T17 1 T15 1
false 14395 1 T1 4 T2 6 T3 4
true 2421 1 T2 1 T4 10 T13 8

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%