Group : otp_ctrl_env_pkg::otp_ctrl_env_cov::sram_req_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : otp_ctrl_env_pkg::otp_ctrl_env_cov::sram_req_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_otp_ctrl_env_0.1/otp_ctrl_env_cov.sv



Summary for Group otp_ctrl_env_pkg::otp_ctrl_env_cov::sram_req_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 6 0 6 100.00
Crosses 8 0 8 100.00


Variables for Group otp_ctrl_env_pkg::otp_ctrl_env_cov::sram_req_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
secret1_lock 2 0 2 100.00 100 1 1 2
sram_index 4 0 4 100.00 100 1 1 0


Crosses for Group otp_ctrl_env_pkg::otp_ctrl_env_cov::sram_req_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
sram_req_lock_cross 8 0 8 100.00 100 1 1 0


Summary for Variable secret1_lock

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for secret1_lock

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1573 1 T2 3 T10 6 T13 5
auto[1] 1394 1 T10 3 T13 12 T97 2



Summary for Variable sram_index

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 0 4 100.00


User Defined Bins for sram_index

Excluded/Illegal bins
NAMECOUNTSTATUS
il 0 Illegal


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
sram_key[0x0] 110 1 T39 2 T106 4 T319 1
sram_key[0x1] 936 1 T2 1 T10 3 T13 5
sram_key[0x2] 951 1 T2 1 T10 3 T13 7
sram_key[0x3] 970 1 T2 1 T10 3 T13 5



Summary for Cross sram_req_lock_cross

Samples crossed: sram_index secret1_lock
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 8 0 8 100.00


Automatically Generated Cross Bins for sram_req_lock_cross

Bins
sram_indexsecret1_lockCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
sram_key[0x0] auto[0] 81 1 T39 2 T319 1 T374 1
sram_key[0x0] auto[1] 29 1 T106 4 T321 4 T376 3
sram_key[0x1] auto[0] 493 1 T2 1 T10 2 T13 2
sram_key[0x1] auto[1] 443 1 T10 1 T13 3 T97 1
sram_key[0x2] auto[0] 490 1 T2 1 T10 2 T13 1
sram_key[0x2] auto[1] 461 1 T10 1 T13 6 T99 2
sram_key[0x3] auto[0] 509 1 T2 1 T10 2 T13 2
sram_key[0x3] auto[1] 461 1 T10 1 T13 3 T97 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%