dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 14467 1 T1 4 T2 4 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 14467 1 T1 4 T2 4 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 10366 1 T1 2 T2 1 T3 2
true 16861 1 T1 5 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 11321 1 T1 2 T2 1 T3 3
true 16919 1 T1 5 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 112 1 T105 2 T106 4 T211 4
others[1] 100 1 T104 2 T211 4 T233 2
others[2] 110 1 T12 2 T27 2 T107 2
others[3] 112 1 T12 2 T28 2 T110 2
others[4] 68 1 T12 4 T28 2 T115 2
others[5] 70 1 T12 6 T27 2 T108 2
others[6] 64 1 T12 2 T108 2 T353 2
others[7] 110 1 T12 2 T105 4 T106 4
false 14467 1 T1 4 T2 4 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 72 1 T12 2 T115 2 T109 2
others[1] 88 1 T104 2 T105 2 T108 2
others[2] 94 1 T12 4 T105 2 T354 2
others[3] 78 1 T104 2 T105 2 T116 2
others[4] 96 1 T12 8 T105 2 T108 2
others[5] 96 1 T12 4 T28 2 T104 2
others[6] 124 1 T105 8 T130 2 T211 2
others[7] 90 1 T12 4 T104 2 T116 2
false 14467 1 T1 4 T2 4 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 108 1 T130 2 T211 4 T354 2
others[1] 84 1 T12 2 T72 2 T211 2
others[2] 90 1 T27 2 T211 2 T355 2
others[3] 98 1 T12 4 T105 4 T211 4
others[4] 124 1 T12 2 T105 4 T108 2
others[5] 94 1 T12 2 T104 2 T106 2
others[6] 92 1 T12 6 T106 2 T211 2
others[7] 112 1 T12 4 T105 2 T80 2
false 14467 1 T1 4 T2 4 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 52 1 T104 2 T105 2 T80 2
others[1] 54 1 T12 4 T106 2 T108 2
others[2] 54 1 T12 4 T27 4 T210 2
others[3] 56 1 T12 6 T108 2 T356 2
others[4] 70 1 T104 2 T105 4 T80 2
others[5] 60 1 T353 2 T357 2 T323 4
others[6] 60 1 T12 2 T104 2 T107 2
others[7] 82 1 T12 2 T104 2 T105 2
false 14467 1 T1 4 T2 4 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 104 1 T12 4 T108 2 T129 2
others[1] 94 1 T12 2 T104 2 T105 2
others[2] 92 1 T12 4 T28 2 T104 2
others[3] 106 1 T12 2 T27 2 T105 4
others[4] 82 1 T137 2 T211 6 T356 4
others[5] 110 1 T12 4 T105 4 T130 2
others[6] 94 1 T134 2 T233 2 T356 10
others[7] 122 1 T105 4 T130 4 T353 4
false 14467 1 T1 4 T2 4 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 48 1 T105 2 T211 4 T356 4
others[1] 40 1 T105 2 T109 2 T93 2
others[2] 48 1 T12 2 T28 2 T213 2
others[3] 36 1 T211 2 T183 2 T323 2
others[4] 60 1 T12 2 T212 2 T184 4
others[5] 50 1 T12 2 T105 2 T109 2
others[6] 44 1 T12 2 T114 2 T105 2
others[7] 44 1 T105 2 T110 2 T211 2
false 14467 1 T1 4 T2 4 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 92 1 T12 4 T107 2 T211 2
others[1] 112 1 T12 4 T105 2 T80 2
others[2] 112 1 T105 2 T108 2 T134 2
others[3] 92 1 T27 2 T106 2 T80 2
others[4] 90 1 T12 6 T134 2 T356 6
others[5] 92 1 T12 2 T104 2 T105 2
others[6] 94 1 T12 2 T28 2 T104 2
others[7] 98 1 T12 4 T105 2 T80 2
false 14467 1 T1 4 T2 4 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 110 1 T12 2 T104 2 T80 2
others[1] 106 1 T28 2 T105 4 T134 2
others[2] 114 1 T12 2 T75 2 T105 6
others[3] 70 1 T104 2 T106 2 T211 4
others[4] 106 1 T12 6 T105 2 T129 2
others[5] 88 1 T12 2 T134 2 T211 2
others[6] 78 1 T12 6 T106 4 T356 2
others[7] 110 1 T12 8 T211 4 T353 2
false 14467 1 T1 4 T2 4 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 106 1 T12 4 T104 4 T105 2
others[1] 76 1 T211 2 T356 4 T358 4
others[2] 88 1 T106 2 T80 2 T130 2
others[3] 138 1 T12 12 T105 4 T80 2
others[4] 104 1 T12 2 T108 2 T109 4
others[5] 82 1 T12 2 T105 6 T109 2
others[6] 106 1 T12 2 T106 2 T108 2
others[7] 84 1 T12 2 T233 2 T93 2
false 14467 1 T1 4 T2 4 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 100 1 T12 6 T105 4 T106 2
others[1] 98 1 T12 4 T104 2 T106 2
others[2] 88 1 T12 2 T356 4 T184 2
others[3] 64 1 T12 4 T109 2 T130 2
others[4] 90 1 T12 6 T76 2 T80 2
others[5] 74 1 T12 4 T104 2 T211 2
others[6] 112 1 T12 4 T109 2 T130 2
others[7] 112 1 T12 4 T27 2 T105 4
false 14467 1 T1 4 T2 4 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 86 1 T28 2 T104 2 T354 2
others[1] 92 1 T105 2 T108 2 T353 2
others[2] 102 1 T12 2 T105 2 T129 2
others[3] 100 1 T12 4 T109 2 T165 2
others[4] 86 1 T12 2 T104 2 T356 2
others[5] 100 1 T12 4 T105 2 T211 4
others[6] 88 1 T12 4 T114 4 T28 2
others[7] 102 1 T12 2 T28 4 T105 2
false 14467 1 T1 4 T2 4 T3 3


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 27 1 T16 1 T106 2 T147 2
others[1] 25 1 T16 1 T37 1 T17 1
others[2] 28 1 T8 1 T147 1 T319 1
others[3] 32 1 T4 1 T16 1 T37 1
others[4] 26 1 T4 1 T16 1 T37 2
others[5] 36 1 T16 1 T17 1 T38 1
others[6] 21 1 T16 1 T37 1 T209 1
others[7] 46 1 T12 2 T16 4 T220 1
false 14467 1 T1 4 T2 4 T3 3
true 2396 1 T3 1 T7 1 T4 2


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 27 1 T16 1 T134 2 T359 2
others[1] 21 1 T106 2 T186 1 T188 1
others[2] 30 1 T4 1 T16 2 T37 2
others[3] 31 1 T12 2 T16 2 T209 2
others[4] 40 1 T16 1 T37 1 T17 1
others[5] 25 1 T16 2 T37 1 T220 1
others[6] 31 1 T16 1 T17 1 T180 1
others[7] 36 1 T4 1 T8 1 T16 1
false 11825 1 T1 2 T2 3 T3 3
true 19281 1 T1 5 T2 5 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 96 1 T12 2 T28 2 T104 2
others[1] 78 1 T12 2 T211 2 T233 2
others[2] 94 1 T12 2 T27 2 T28 2
others[3] 82 1 T12 2 T105 2 T106 2
others[4] 96 1 T12 4 T106 2 T211 2
others[5] 68 1 T12 2 T107 2 T211 2
others[6] 88 1 T27 2 T115 2 T106 2
others[7] 144 1 T12 4 T105 4 T108 2
false 7930 1 T1 2 T2 3 T3 1
true 16963 1 T1 5 T2 5 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 88 1 T12 2 T28 2 T130 4
others[1] 98 1 T12 4 T104 2 T115 2
others[2] 98 1 T12 2 T108 2 T116 2
others[3] 118 1 T12 4 T104 2 T105 4
others[4] 72 1 T12 2 T105 4 T110 2
others[5] 92 1 T12 4 T104 2 T105 2
others[6] 88 1 T12 4 T105 2 T211 6
others[7] 84 1 T104 2 T105 4 T109 2
false 7048 1 T1 2 T2 1 T3 2
true 16731 1 T1 5 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 98 1 T12 4 T72 2 T211 2
others[1] 130 1 T12 4 T105 2 T80 2
others[2] 88 1 T27 2 T104 2 T106 2
others[3] 116 1 T105 6 T211 2 T355 2
others[4] 82 1 T12 2 T129 2 T211 4
others[5] 74 1 T12 4 T354 2 T357 2
others[6] 102 1 T12 2 T106 2 T353 2
others[7] 112 1 T12 4 T105 2 T211 6
false 7522 1 T1 2 T2 1 T3 3
true 16748 1 T1 5 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 36 1 T16 2 T106 2 T357 2
others[1] 44 1 T6 1 T16 1 T37 2
others[2] 40 1 T6 2 T8 2 T12 2
others[3] 23 1 T6 1 T16 3 T37 2
others[4] 27 1 T6 1 T37 1 T134 2
others[5] 23 1 T37 1 T304 1 T147 2
others[6] 30 1 T16 1 T105 2 T147 1
others[7] 34 1 T4 1 T8 2 T16 2
false 11747 1 T1 2 T2 3 T3 3
true 19231 1 T1 5 T2 5 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 80 1 T12 4 T104 2 T106 2
others[1] 42 1 T108 2 T130 2 T144 2
others[2] 62 1 T12 2 T104 2 T80 2
others[3] 60 1 T12 2 T105 2 T107 2
others[4] 58 1 T12 4 T27 4 T105 2
others[5] 56 1 T12 2 T211 2 T353 2
others[6] 52 1 T104 4 T105 2 T80 2
others[7] 78 1 T12 4 T105 2 T137 2
false 9283 1 T1 1 T2 3 T3 1
true 16947 1 T1 5 T2 5 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 30 1 T6 1 T72 2 T304 1
others[1] 32 1 T209 1 T305 1 T360 2
others[2] 23 1 T16 4 T186 1 T188 1
others[3] 28 1 T4 1 T6 1 T37 1
others[4] 33 1 T4 1 T105 2 T180 2
others[5] 34 1 T16 1 T37 2 T209 1
others[6] 26 1 T37 1 T209 1 T17 1
others[7] 29 1 T209 1 T180 2 T145 1
false 11698 1 T1 2 T2 3 T3 3
true 19208 1 T1 5 T2 5 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 110 1 T115 2 T105 2 T129 2
others[1] 86 1 T12 6 T137 2 T130 2
others[2] 112 1 T12 2 T28 2 T104 2
others[3] 100 1 T12 2 T105 2 T134 2
others[4] 106 1 T12 4 T104 2 T105 4
others[5] 80 1 T165 2 T211 8 T357 2
others[6] 112 1 T12 2 T27 2 T130 2
others[7] 98 1 T105 4 T211 2 T184 4
false 7818 1 T1 1 T2 3 T3 3
true 16897 1 T1 5 T2 5 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 21 1 T8 1 T37 1 T304 1
others[1] 30 1 T16 1 T220 1 T180 2
others[2] 30 1 T134 2 T304 1 T147 2
others[3] 31 1 T8 1 T37 1 T319 1
others[4] 29 1 T4 1 T12 2 T147 1
others[5] 39 1 T8 1 T16 2 T209 1
others[6] 37 1 T8 1 T16 1 T37 1
others[7] 34 1 T17 1 T186 1 T18 1
false 11657 1 T1 2 T2 2 T3 3
true 19183 1 T1 5 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 36 1 T356 4 T184 2 T358 2
others[1] 48 1 T12 2 T28 2 T105 2
others[2] 50 1 T12 2 T105 2 T106 2
others[3] 28 1 T12 2 T93 2 T157 2
others[4] 52 1 T105 2 T109 2 T211 2
others[5] 36 1 T114 2 T109 2 T183 2
others[6] 62 1 T105 2 T183 2 T184 4
others[7] 58 1 T12 2 T105 2 T110 2
false 9883 1 T1 2 T2 2 T3 3
true 16943 1 T1 5 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 138 1 T104 2 T106 2 T107 2
others[1] 100 1 T12 2 T211 2 T356 8
others[2] 90 1 T12 4 T105 4 T80 2
others[3] 62 1 T12 4 T28 2 T106 2
others[4] 92 1 T12 6 T80 4 T109 2
others[5] 80 1 T12 2 T27 2 T104 2
others[6] 90 1 T12 2 T80 2 T211 4
others[7] 130 1 T12 2 T105 2 T106 2
false 7169 1 T1 2 T2 1 T3 2
true 16728 1 T1 5 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 82 1 T12 2 T75 2 T104 2
others[1] 112 1 T12 4 T105 2 T106 2
others[2] 112 1 T12 6 T104 2 T106 2
others[3] 92 1 T12 4 T106 2 T211 4
others[4] 80 1 T12 2 T80 2 T361 2
others[5] 104 1 T12 2 T28 2 T105 2
others[6] 88 1 T12 2 T105 6 T108 2
others[7] 112 1 T12 4 T134 2 T129 4
false 7169 1 T1 2 T2 1 T3 2
true 16728 1 T1 5 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 86 1 T106 2 T108 2 T109 2
others[1] 122 1 T12 6 T80 2 T134 2
others[2] 84 1 T108 2 T211 2 T353 2
others[3] 122 1 T12 2 T105 6 T106 2
others[4] 82 1 T12 4 T105 2 T108 4
others[5] 90 1 T12 6 T104 2 T105 2
others[6] 96 1 T12 4 T130 2 T211 4
others[7] 102 1 T12 2 T104 2 T105 2
false 6497 1 T1 2 T2 1 T3 2
true 16716 1 T1 5 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 98 1 T12 2 T105 4 T110 2
others[1] 94 1 T12 6 T233 2 T358 2
others[2] 90 1 T12 6 T137 2 T109 2
others[3] 94 1 T12 6 T108 2 T116 2
others[4] 106 1 T12 4 T105 2 T106 2
others[5] 62 1 T12 4 T109 2 T211 2
others[6] 92 1 T12 2 T104 2 T76 2
others[7] 102 1 T12 4 T27 2 T104 2
false 6497 1 T1 2 T2 1 T3 2
true 16716 1 T1 5 T2 4 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 56 1 T12 2 T137 2 T211 2
others[1] 62 1 T12 2 T72 2 T106 2
others[2] 62 1 T12 2 T104 4 T130 2
others[3] 70 1 T12 2 T106 2 T134 2
others[4] 62 1 T12 4 T104 2 T105 2
others[5] 70 1 T12 6 T104 2 T105 2
others[6] 76 1 T115 2 T105 2 T130 2
others[7] 98 1 T12 2 T104 2 T106 2
false 7024 1 T1 2 T2 1 T3 2
true 18207 1 T1 5 T2 4 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 94 1 T12 4 T27 2 T108 2
others[1] 64 1 T104 2 T105 2 T106 2
others[2] 66 1 T80 2 T116 2 T356 2
others[3] 62 1 T12 4 T109 2 T211 4
others[4] 76 1 T12 4 T104 2 T108 2
others[5] 54 1 T12 2 T115 2 T105 2
others[6] 48 1 T12 2 T211 6 T323 4
others[7] 72 1 T12 2 T72 2 T106 2
false 7024 1 T1 2 T2 1 T3 2
true 18207 1 T1 5 T2 4 T3 5


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 35 1 T6 1 T12 2 T16 1
others[1] 27 1 T4 1 T8 1 T37 1
others[2] 29 1 T16 1 T204 2 T180 2
others[3] 44 1 T6 1 T16 1 T37 2
others[4] 30 1 T6 2 T16 2 T17 1
others[5] 22 1 T6 1 T16 2 T188 1
others[6] 37 1 T8 1 T16 1 T147 1
others[7] 41 1 T28 2 T209 1 T184 2
false 11893 1 T1 2 T2 3 T3 3
true 19347 1 T1 5 T2 5 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 106 1 T12 2 T28 2 T134 2
others[1] 86 1 T114 2 T28 2 T105 4
others[2] 84 1 T12 2 T105 2 T211 6
others[3] 82 1 T12 4 T28 2 T104 2
others[4] 84 1 T104 2 T211 4 T353 2
others[5] 100 1 T12 4 T114 2 T211 2
others[6] 98 1 T12 4 T165 2 T362 2
others[7] 116 1 T12 2 T28 2 T104 2
false 7830 1 T1 2 T2 3 T3 1
true 16920 1 T1 5 T2 5 T3 4


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 27 1 T4 1 T6 2 T8 1
others[1] 23 1 T12 2 T37 1 T107 2
others[2] 32 1 T16 1 T37 1 T147 1
others[3] 34 1 T6 1 T8 1 T16 1
others[4] 37 1 T6 1 T8 1 T16 2
others[5] 34 1 T6 1 T8 1 T16 3
others[6] 38 1 T37 1 T105 2 T220 1
others[7] 32 1 T16 2 T106 2 T147 1
false 14467 1 T1 4 T2 4 T3 3
true 2408 1 T3 1 T7 1 T4 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%