Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
94.97 93.81 96.65 96.02 91.41 97.24 96.34 93.35


Total test records in report: 1330
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html

T1051 /workspace/coverage/default/41.otp_ctrl_stress_all.1293654788 Jul 23 07:13:03 PM PDT 24 Jul 23 07:13:50 PM PDT 24 2272050837 ps
T1052 /workspace/coverage/default/62.otp_ctrl_parallel_lc_esc.1476918090 Jul 23 07:13:42 PM PDT 24 Jul 23 07:13:58 PM PDT 24 397850589 ps
T1053 /workspace/coverage/default/190.otp_ctrl_init_fail.774996793 Jul 23 07:14:29 PM PDT 24 Jul 23 07:14:43 PM PDT 24 338535118 ps
T1054 /workspace/coverage/default/284.otp_ctrl_init_fail.1032775297 Jul 23 07:14:49 PM PDT 24 Jul 23 07:15:03 PM PDT 24 483550786 ps
T1055 /workspace/coverage/default/49.otp_ctrl_parallel_lc_esc.3724273400 Jul 23 07:13:20 PM PDT 24 Jul 23 07:13:31 PM PDT 24 193932547 ps
T1056 /workspace/coverage/default/71.otp_ctrl_init_fail.3977983584 Jul 23 07:13:34 PM PDT 24 Jul 23 07:13:39 PM PDT 24 209139675 ps
T1057 /workspace/coverage/default/154.otp_ctrl_init_fail.3379399599 Jul 23 07:14:16 PM PDT 24 Jul 23 07:14:29 PM PDT 24 1576235559 ps
T1058 /workspace/coverage/default/85.otp_ctrl_init_fail.4093655386 Jul 23 07:13:44 PM PDT 24 Jul 23 07:13:54 PM PDT 24 1679107262 ps
T1059 /workspace/coverage/default/49.otp_ctrl_dai_errs.3691337074 Jul 23 07:13:19 PM PDT 24 Jul 23 07:13:42 PM PDT 24 5164342493 ps
T1060 /workspace/coverage/default/172.otp_ctrl_init_fail.2910642661 Jul 23 07:14:19 PM PDT 24 Jul 23 07:14:32 PM PDT 24 1819934511 ps
T1061 /workspace/coverage/default/2.otp_ctrl_stress_all.1305057444 Jul 23 07:11:31 PM PDT 24 Jul 23 07:12:26 PM PDT 24 19499533598 ps
T1062 /workspace/coverage/default/44.otp_ctrl_alert_test.4210510249 Jul 23 07:13:08 PM PDT 24 Jul 23 07:13:17 PM PDT 24 176225798 ps
T1063 /workspace/coverage/default/4.otp_ctrl_test_access.2552263045 Jul 23 07:11:36 PM PDT 24 Jul 23 07:12:02 PM PDT 24 3198814391 ps
T1064 /workspace/coverage/default/83.otp_ctrl_parallel_lc_esc.3001455748 Jul 23 07:13:44 PM PDT 24 Jul 23 07:13:56 PM PDT 24 2022253896 ps
T1065 /workspace/coverage/default/196.otp_ctrl_parallel_lc_esc.2786699876 Jul 23 07:14:29 PM PDT 24 Jul 23 07:14:57 PM PDT 24 571245185 ps
T1066 /workspace/coverage/default/46.otp_ctrl_parallel_key_req.3108413622 Jul 23 07:13:16 PM PDT 24 Jul 23 07:13:44 PM PDT 24 1322382679 ps
T1067 /workspace/coverage/default/4.otp_ctrl_macro_errs.720460747 Jul 23 07:11:31 PM PDT 24 Jul 23 07:11:54 PM PDT 24 1490658016 ps
T1068 /workspace/coverage/default/28.otp_ctrl_alert_test.110372525 Jul 23 07:12:33 PM PDT 24 Jul 23 07:12:36 PM PDT 24 219299942 ps
T1069 /workspace/coverage/default/48.otp_ctrl_alert_test.1245588014 Jul 23 07:13:21 PM PDT 24 Jul 23 07:13:28 PM PDT 24 110835631 ps
T1070 /workspace/coverage/default/6.otp_ctrl_alert_test.778715645 Jul 23 07:11:38 PM PDT 24 Jul 23 07:11:46 PM PDT 24 47766919 ps
T1071 /workspace/coverage/default/169.otp_ctrl_parallel_lc_esc.103294816 Jul 23 07:14:18 PM PDT 24 Jul 23 07:14:33 PM PDT 24 198171328 ps
T1072 /workspace/coverage/default/72.otp_ctrl_stress_all_with_rand_reset.1532369139 Jul 23 07:13:32 PM PDT 24 Jul 23 07:21:41 PM PDT 24 70179991839 ps
T1073 /workspace/coverage/default/171.otp_ctrl_init_fail.3330680127 Jul 23 07:14:18 PM PDT 24 Jul 23 07:14:32 PM PDT 24 2018619760 ps
T1074 /workspace/coverage/default/6.otp_ctrl_parallel_key_req.3825513934 Jul 23 07:11:37 PM PDT 24 Jul 23 07:12:04 PM PDT 24 4663911874 ps
T1075 /workspace/coverage/default/40.otp_ctrl_stress_all.2850839598 Jul 23 07:13:00 PM PDT 24 Jul 23 07:16:25 PM PDT 24 11799802158 ps
T1076 /workspace/coverage/default/214.otp_ctrl_init_fail.752008520 Jul 23 07:14:26 PM PDT 24 Jul 23 07:14:40 PM PDT 24 245426646 ps
T1077 /workspace/coverage/default/18.otp_ctrl_macro_errs.1422008037 Jul 23 07:12:04 PM PDT 24 Jul 23 07:12:45 PM PDT 24 2151917001 ps
T1078 /workspace/coverage/default/142.otp_ctrl_init_fail.3622801801 Jul 23 07:14:18 PM PDT 24 Jul 23 07:14:29 PM PDT 24 117212358 ps
T1079 /workspace/coverage/default/40.otp_ctrl_test_access.2443599624 Jul 23 07:12:59 PM PDT 24 Jul 23 07:13:24 PM PDT 24 767756420 ps
T1080 /workspace/coverage/default/79.otp_ctrl_stress_all_with_rand_reset.641137700 Jul 23 07:13:39 PM PDT 24 Jul 23 07:37:33 PM PDT 24 227661416693 ps
T1081 /workspace/coverage/default/208.otp_ctrl_init_fail.1767763451 Jul 23 07:14:30 PM PDT 24 Jul 23 07:14:44 PM PDT 24 165650460 ps
T1082 /workspace/coverage/default/40.otp_ctrl_init_fail.1189544397 Jul 23 07:13:01 PM PDT 24 Jul 23 07:13:09 PM PDT 24 111481019 ps
T128 /workspace/coverage/default/2.otp_ctrl_check_fail.3290069681 Jul 23 07:11:34 PM PDT 24 Jul 23 07:11:52 PM PDT 24 942539834 ps
T1083 /workspace/coverage/default/20.otp_ctrl_check_fail.2082989450 Jul 23 07:12:08 PM PDT 24 Jul 23 07:12:19 PM PDT 24 2242455298 ps
T1084 /workspace/coverage/default/74.otp_ctrl_parallel_lc_esc.573799679 Jul 23 07:13:36 PM PDT 24 Jul 23 07:13:54 PM PDT 24 286224091 ps
T310 /workspace/coverage/default/5.otp_ctrl_stress_all_with_rand_reset.1914194719 Jul 23 07:11:38 PM PDT 24 Jul 23 07:29:42 PM PDT 24 211679764738 ps
T1085 /workspace/coverage/default/19.otp_ctrl_dai_errs.2579346604 Jul 23 07:12:02 PM PDT 24 Jul 23 07:12:21 PM PDT 24 519871282 ps
T1086 /workspace/coverage/default/55.otp_ctrl_stress_all_with_rand_reset.1201150401 Jul 23 07:13:26 PM PDT 24 Jul 23 07:20:52 PM PDT 24 71751435756 ps
T1087 /workspace/coverage/default/19.otp_ctrl_parallel_key_req.597454250 Jul 23 07:12:10 PM PDT 24 Jul 23 07:12:56 PM PDT 24 1583795438 ps
T334 /workspace/coverage/default/90.otp_ctrl_stress_all_with_rand_reset.3923490044 Jul 23 07:13:43 PM PDT 24 Jul 23 07:18:54 PM PDT 24 15187353871 ps
T1088 /workspace/coverage/default/162.otp_ctrl_parallel_lc_esc.3594755053 Jul 23 07:14:17 PM PDT 24 Jul 23 07:14:34 PM PDT 24 2083518039 ps
T1089 /workspace/coverage/default/58.otp_ctrl_init_fail.2532079260 Jul 23 07:13:26 PM PDT 24 Jul 23 07:13:37 PM PDT 24 1913948773 ps
T1090 /workspace/coverage/default/133.otp_ctrl_parallel_lc_esc.1878544460 Jul 23 07:14:05 PM PDT 24 Jul 23 07:14:35 PM PDT 24 3553706231 ps
T309 /workspace/coverage/default/6.otp_ctrl_stress_all_with_rand_reset.3451861555 Jul 23 07:11:50 PM PDT 24 Jul 23 07:25:29 PM PDT 24 46788926981 ps
T1091 /workspace/coverage/default/57.otp_ctrl_init_fail.1159734697 Jul 23 07:13:25 PM PDT 24 Jul 23 07:13:40 PM PDT 24 2659349758 ps
T1092 /workspace/coverage/default/93.otp_ctrl_stress_all_with_rand_reset.4148544402 Jul 23 07:13:53 PM PDT 24 Jul 23 08:04:36 PM PDT 24 204475654203 ps
T1093 /workspace/coverage/default/42.otp_ctrl_macro_errs.2346665203 Jul 23 07:13:03 PM PDT 24 Jul 23 07:14:37 PM PDT 24 13910152179 ps
T1094 /workspace/coverage/default/10.otp_ctrl_macro_errs.2400219811 Jul 23 07:11:57 PM PDT 24 Jul 23 07:12:31 PM PDT 24 1915996305 ps
T1095 /workspace/coverage/default/270.otp_ctrl_init_fail.4063112953 Jul 23 07:14:35 PM PDT 24 Jul 23 07:14:48 PM PDT 24 108704915 ps
T1096 /workspace/coverage/default/41.otp_ctrl_dai_errs.630804826 Jul 23 07:13:00 PM PDT 24 Jul 23 07:13:21 PM PDT 24 6055658135 ps
T1097 /workspace/coverage/default/90.otp_ctrl_init_fail.113517107 Jul 23 07:13:44 PM PDT 24 Jul 23 07:13:54 PM PDT 24 241537997 ps
T1098 /workspace/coverage/default/96.otp_ctrl_stress_all_with_rand_reset.1234812560 Jul 23 07:13:51 PM PDT 24 Jul 23 07:18:16 PM PDT 24 58658354296 ps
T1099 /workspace/coverage/default/33.otp_ctrl_init_fail.234498459 Jul 23 07:12:44 PM PDT 24 Jul 23 07:12:51 PM PDT 24 132432140 ps
T1100 /workspace/coverage/default/88.otp_ctrl_stress_all_with_rand_reset.1520941254 Jul 23 07:13:41 PM PDT 24 Jul 23 07:25:37 PM PDT 24 45898760390 ps
T1101 /workspace/coverage/default/283.otp_ctrl_init_fail.609335071 Jul 23 07:14:47 PM PDT 24 Jul 23 07:15:01 PM PDT 24 450199052 ps
T1102 /workspace/coverage/default/2.otp_ctrl_alert_test.2187629472 Jul 23 07:11:28 PM PDT 24 Jul 23 07:11:40 PM PDT 24 107075107 ps
T1103 /workspace/coverage/default/33.otp_ctrl_parallel_key_req.3718981422 Jul 23 07:12:45 PM PDT 24 Jul 23 07:13:20 PM PDT 24 3689683351 ps
T1104 /workspace/coverage/default/23.otp_ctrl_parallel_key_req.3121959116 Jul 23 07:12:21 PM PDT 24 Jul 23 07:12:56 PM PDT 24 15517279071 ps
T1105 /workspace/coverage/default/30.otp_ctrl_check_fail.2960120063 Jul 23 07:12:39 PM PDT 24 Jul 23 07:12:54 PM PDT 24 5136366893 ps
T1106 /workspace/coverage/default/5.otp_ctrl_parallel_lc_esc.4044457279 Jul 23 07:11:38 PM PDT 24 Jul 23 07:11:50 PM PDT 24 329179182 ps
T1107 /workspace/coverage/default/38.otp_ctrl_parallel_key_req.2918645769 Jul 23 07:13:01 PM PDT 24 Jul 23 07:13:36 PM PDT 24 14952057863 ps
T1108 /workspace/coverage/default/176.otp_ctrl_init_fail.301102311 Jul 23 07:14:19 PM PDT 24 Jul 23 07:14:32 PM PDT 24 1334827300 ps
T1109 /workspace/coverage/default/12.otp_ctrl_init_fail.2648072141 Jul 23 07:11:47 PM PDT 24 Jul 23 07:11:56 PM PDT 24 102829821 ps
T1110 /workspace/coverage/default/74.otp_ctrl_stress_all_with_rand_reset.30851216 Jul 23 07:13:34 PM PDT 24 Jul 23 08:09:29 PM PDT 24 127448566046 ps
T1111 /workspace/coverage/default/22.otp_ctrl_dai_lock.3376624949 Jul 23 07:12:25 PM PDT 24 Jul 23 07:12:58 PM PDT 24 2222241647 ps
T1112 /workspace/coverage/default/235.otp_ctrl_init_fail.3654502664 Jul 23 07:14:42 PM PDT 24 Jul 23 07:14:58 PM PDT 24 205506871 ps
T1113 /workspace/coverage/default/21.otp_ctrl_regwen.1727079496 Jul 23 07:12:15 PM PDT 24 Jul 23 07:12:27 PM PDT 24 265397853 ps
T1114 /workspace/coverage/default/26.otp_ctrl_init_fail.1702751262 Jul 23 07:12:34 PM PDT 24 Jul 23 07:12:40 PM PDT 24 116998187 ps
T1115 /workspace/coverage/default/40.otp_ctrl_smoke.1385167561 Jul 23 07:13:00 PM PDT 24 Jul 23 07:13:11 PM PDT 24 185598979 ps
T1116 /workspace/coverage/default/39.otp_ctrl_stress_all.3312068925 Jul 23 07:13:04 PM PDT 24 Jul 23 07:14:43 PM PDT 24 14513727790 ps
T1117 /workspace/coverage/default/27.otp_ctrl_dai_lock.4171471430 Jul 23 07:12:34 PM PDT 24 Jul 23 07:12:54 PM PDT 24 2418727715 ps
T1118 /workspace/coverage/default/100.otp_ctrl_parallel_lc_esc.452554764 Jul 23 07:13:54 PM PDT 24 Jul 23 07:14:10 PM PDT 24 3198616282 ps
T1119 /workspace/coverage/default/33.otp_ctrl_parallel_lc_req.2428668561 Jul 23 07:12:44 PM PDT 24 Jul 23 07:13:06 PM PDT 24 747428757 ps
T1120 /workspace/coverage/default/32.otp_ctrl_dai_errs.2759788934 Jul 23 07:12:41 PM PDT 24 Jul 23 07:13:06 PM PDT 24 919788528 ps
T1121 /workspace/coverage/default/44.otp_ctrl_stress_all.3918744195 Jul 23 07:13:05 PM PDT 24 Jul 23 07:15:21 PM PDT 24 16964016222 ps
T1122 /workspace/coverage/default/99.otp_ctrl_init_fail.3644013984 Jul 23 07:13:53 PM PDT 24 Jul 23 07:13:59 PM PDT 24 394272897 ps
T1123 /workspace/coverage/default/118.otp_ctrl_init_fail.1510021672 Jul 23 07:13:54 PM PDT 24 Jul 23 07:13:59 PM PDT 24 113200166 ps
T1124 /workspace/coverage/default/150.otp_ctrl_parallel_lc_esc.3074614266 Jul 23 07:14:14 PM PDT 24 Jul 23 07:14:26 PM PDT 24 197174159 ps
T1125 /workspace/coverage/default/1.otp_ctrl_test_access.3677463708 Jul 23 07:11:27 PM PDT 24 Jul 23 07:11:43 PM PDT 24 190512935 ps
T1126 /workspace/coverage/default/33.otp_ctrl_stress_all_with_rand_reset.2602832628 Jul 23 07:12:46 PM PDT 24 Jul 23 07:25:38 PM PDT 24 402858388570 ps
T1127 /workspace/coverage/default/65.otp_ctrl_parallel_lc_esc.1613711964 Jul 23 07:13:34 PM PDT 24 Jul 23 07:13:46 PM PDT 24 3204579971 ps
T1128 /workspace/coverage/default/189.otp_ctrl_parallel_lc_esc.78004126 Jul 23 07:14:28 PM PDT 24 Jul 23 07:14:47 PM PDT 24 712283899 ps
T40 /workspace/coverage/default/258.otp_ctrl_init_fail.3338367778 Jul 23 07:14:42 PM PDT 24 Jul 23 07:15:01 PM PDT 24 2161732772 ps
T1129 /workspace/coverage/default/77.otp_ctrl_init_fail.3656003895 Jul 23 07:13:40 PM PDT 24 Jul 23 07:13:50 PM PDT 24 144424654 ps
T1130 /workspace/coverage/default/29.otp_ctrl_regwen.1044732337 Jul 23 07:12:32 PM PDT 24 Jul 23 07:12:41 PM PDT 24 802479080 ps
T1131 /workspace/coverage/default/46.otp_ctrl_parallel_lc_esc.2813323279 Jul 23 07:13:20 PM PDT 24 Jul 23 07:13:47 PM PDT 24 3194511073 ps
T1132 /workspace/coverage/default/125.otp_ctrl_init_fail.2480177296 Jul 23 07:14:01 PM PDT 24 Jul 23 07:14:08 PM PDT 24 1822838781 ps
T1133 /workspace/coverage/default/47.otp_ctrl_stress_all.836212763 Jul 23 07:13:20 PM PDT 24 Jul 23 07:15:18 PM PDT 24 22029567986 ps
T1134 /workspace/coverage/default/206.otp_ctrl_init_fail.3553241724 Jul 23 07:14:27 PM PDT 24 Jul 23 07:14:43 PM PDT 24 629378973 ps
T1135 /workspace/coverage/default/183.otp_ctrl_init_fail.1391805311 Jul 23 07:14:21 PM PDT 24 Jul 23 07:14:36 PM PDT 24 153000614 ps
T1136 /workspace/coverage/default/1.otp_ctrl_parallel_lc_esc.2726333345 Jul 23 07:11:18 PM PDT 24 Jul 23 07:11:43 PM PDT 24 6439927832 ps
T1137 /workspace/coverage/default/83.otp_ctrl_stress_all_with_rand_reset.1606557982 Jul 23 07:13:45 PM PDT 24 Jul 23 07:26:29 PM PDT 24 352139243270 ps
T1138 /workspace/coverage/default/111.otp_ctrl_init_fail.3132054299 Jul 23 07:13:53 PM PDT 24 Jul 23 07:13:59 PM PDT 24 251217356 ps
T1139 /workspace/coverage/default/49.otp_ctrl_test_access.1877112357 Jul 23 07:13:25 PM PDT 24 Jul 23 07:13:43 PM PDT 24 383771956 ps
T1140 /workspace/coverage/default/63.otp_ctrl_parallel_lc_esc.1758215621 Jul 23 07:13:36 PM PDT 24 Jul 23 07:13:42 PM PDT 24 556725452 ps
T1141 /workspace/coverage/default/3.otp_ctrl_regwen.1511902943 Jul 23 07:11:32 PM PDT 24 Jul 23 07:11:47 PM PDT 24 1779881813 ps
T145 /workspace/coverage/default/226.otp_ctrl_init_fail.3265368999 Jul 23 07:14:42 PM PDT 24 Jul 23 07:14:57 PM PDT 24 1588101138 ps
T1142 /workspace/coverage/default/185.otp_ctrl_init_fail.1966055090 Jul 23 07:14:27 PM PDT 24 Jul 23 07:14:42 PM PDT 24 217438114 ps
T1143 /workspace/coverage/default/19.otp_ctrl_smoke.2730921159 Jul 23 07:12:11 PM PDT 24 Jul 23 07:12:21 PM PDT 24 2224722908 ps
T1144 /workspace/coverage/default/8.otp_ctrl_stress_all_with_rand_reset.1907892427 Jul 23 07:11:38 PM PDT 24 Jul 23 07:22:49 PM PDT 24 56559937548 ps
T1145 /workspace/coverage/default/231.otp_ctrl_init_fail.1764864651 Jul 23 07:14:32 PM PDT 24 Jul 23 07:14:46 PM PDT 24 276842886 ps
T1146 /workspace/coverage/default/8.otp_ctrl_dai_errs.1174924727 Jul 23 07:11:52 PM PDT 24 Jul 23 07:12:15 PM PDT 24 1105485993 ps
T1147 /workspace/coverage/default/17.otp_ctrl_parallel_key_req.1369028407 Jul 23 07:12:01 PM PDT 24 Jul 23 07:12:37 PM PDT 24 2645045108 ps
T43 /workspace/coverage/default/42.otp_ctrl_check_fail.1974923385 Jul 23 07:13:06 PM PDT 24 Jul 23 07:13:31 PM PDT 24 1592378332 ps
T1148 /workspace/coverage/default/7.otp_ctrl_stress_all_with_rand_reset.2740991623 Jul 23 07:11:48 PM PDT 24 Jul 23 07:24:06 PM PDT 24 252314898362 ps
T1149 /workspace/coverage/default/14.otp_ctrl_dai_lock.2805260966 Jul 23 07:11:59 PM PDT 24 Jul 23 07:12:10 PM PDT 24 176318223 ps
T1150 /workspace/coverage/default/25.otp_ctrl_dai_lock.1394313925 Jul 23 07:12:26 PM PDT 24 Jul 23 07:12:33 PM PDT 24 619515806 ps
T1151 /workspace/coverage/default/38.otp_ctrl_stress_all_with_rand_reset.389340877 Jul 23 07:13:00 PM PDT 24 Jul 23 07:24:48 PM PDT 24 333150449955 ps
T1152 /workspace/coverage/default/47.otp_ctrl_smoke.2974041711 Jul 23 07:13:19 PM PDT 24 Jul 23 07:13:28 PM PDT 24 470919356 ps
T1153 /workspace/coverage/default/8.otp_ctrl_check_fail.3174091095 Jul 23 07:11:40 PM PDT 24 Jul 23 07:11:52 PM PDT 24 2547841810 ps
T1154 /workspace/coverage/default/13.otp_ctrl_dai_errs.2531559741 Jul 23 07:11:54 PM PDT 24 Jul 23 07:12:09 PM PDT 24 196552097 ps
T1155 /workspace/coverage/default/227.otp_ctrl_init_fail.2083870020 Jul 23 07:14:34 PM PDT 24 Jul 23 07:14:47 PM PDT 24 566973924 ps
T1156 /workspace/coverage/default/33.otp_ctrl_parallel_lc_esc.1827432362 Jul 23 07:12:45 PM PDT 24 Jul 23 07:12:56 PM PDT 24 3777056393 ps
T1157 /workspace/coverage/default/26.otp_ctrl_test_access.437139856 Jul 23 07:12:33 PM PDT 24 Jul 23 07:12:59 PM PDT 24 11879933050 ps
T1158 /workspace/coverage/default/102.otp_ctrl_init_fail.2768674755 Jul 23 07:13:54 PM PDT 24 Jul 23 07:14:00 PM PDT 24 207915015 ps
T1159 /workspace/coverage/default/271.otp_ctrl_init_fail.3230204593 Jul 23 07:14:33 PM PDT 24 Jul 23 07:14:47 PM PDT 24 482057724 ps
T1160 /workspace/coverage/default/48.otp_ctrl_macro_errs.3421773053 Jul 23 07:13:18 PM PDT 24 Jul 23 07:13:59 PM PDT 24 1990043886 ps
T1161 /workspace/coverage/default/4.otp_ctrl_stress_all_with_rand_reset.3026589170 Jul 23 07:11:40 PM PDT 24 Jul 23 07:31:59 PM PDT 24 180620809352 ps
T1162 /workspace/coverage/default/42.otp_ctrl_stress_all.3777356328 Jul 23 07:13:04 PM PDT 24 Jul 23 07:15:30 PM PDT 24 16143580053 ps
T1163 /workspace/coverage/default/43.otp_ctrl_parallel_lc_esc.575006959 Jul 23 07:13:04 PM PDT 24 Jul 23 07:13:29 PM PDT 24 783143447 ps
T1164 /workspace/coverage/default/45.otp_ctrl_test_access.2977020087 Jul 23 07:13:08 PM PDT 24 Jul 23 07:13:46 PM PDT 24 1634524775 ps
T1165 /workspace/coverage/default/15.otp_ctrl_alert_test.3245671753 Jul 23 07:11:52 PM PDT 24 Jul 23 07:11:59 PM PDT 24 56973442 ps
T1166 /workspace/coverage/default/24.otp_ctrl_stress_all.1355689858 Jul 23 07:12:24 PM PDT 24 Jul 23 07:13:06 PM PDT 24 2701340867 ps
T1167 /workspace/coverage/default/2.otp_ctrl_background_chks.260902335 Jul 23 07:11:25 PM PDT 24 Jul 23 07:11:59 PM PDT 24 4178229279 ps
T1168 /workspace/coverage/default/36.otp_ctrl_test_access.3595143765 Jul 23 07:12:46 PM PDT 24 Jul 23 07:13:06 PM PDT 24 983930279 ps
T1169 /workspace/coverage/default/170.otp_ctrl_parallel_lc_esc.3432094538 Jul 23 07:14:20 PM PDT 24 Jul 23 07:14:40 PM PDT 24 1441330837 ps
T1170 /workspace/coverage/default/26.otp_ctrl_check_fail.399269614 Jul 23 07:12:37 PM PDT 24 Jul 23 07:12:55 PM PDT 24 484497192 ps
T1171 /workspace/coverage/default/1.otp_ctrl_parallel_lc_req.3225179308 Jul 23 07:11:20 PM PDT 24 Jul 23 07:11:58 PM PDT 24 3721594488 ps
T1172 /workspace/coverage/default/43.otp_ctrl_init_fail.2567675029 Jul 23 07:13:10 PM PDT 24 Jul 23 07:13:22 PM PDT 24 2190786562 ps
T1173 /workspace/coverage/default/96.otp_ctrl_init_fail.3199158734 Jul 23 07:13:54 PM PDT 24 Jul 23 07:14:01 PM PDT 24 131375434 ps
T1174 /workspace/coverage/default/14.otp_ctrl_test_access.794871156 Jul 23 07:12:00 PM PDT 24 Jul 23 07:12:37 PM PDT 24 2364116478 ps
T1175 /workspace/coverage/default/107.otp_ctrl_init_fail.1675236684 Jul 23 07:13:52 PM PDT 24 Jul 23 07:13:58 PM PDT 24 2128969772 ps
T1176 /workspace/coverage/default/6.otp_ctrl_smoke.466649369 Jul 23 07:11:34 PM PDT 24 Jul 23 07:11:51 PM PDT 24 446780510 ps
T1177 /workspace/coverage/default/225.otp_ctrl_init_fail.4244586732 Jul 23 07:14:29 PM PDT 24 Jul 23 07:14:43 PM PDT 24 104320320 ps
T1178 /workspace/coverage/default/1.otp_ctrl_parallel_key_req.2357480495 Jul 23 07:11:32 PM PDT 24 Jul 23 07:12:10 PM PDT 24 11738968346 ps
T1179 /workspace/coverage/default/250.otp_ctrl_init_fail.657987123 Jul 23 07:14:38 PM PDT 24 Jul 23 07:14:51 PM PDT 24 108980747 ps
T1180 /workspace/coverage/default/24.otp_ctrl_alert_test.1158181144 Jul 23 07:12:26 PM PDT 24 Jul 23 07:12:28 PM PDT 24 84527609 ps
T1181 /workspace/coverage/default/167.otp_ctrl_init_fail.3622989788 Jul 23 07:14:19 PM PDT 24 Jul 23 07:14:34 PM PDT 24 129501954 ps
T1182 /workspace/coverage/default/38.otp_ctrl_smoke.1284348844 Jul 23 07:12:52 PM PDT 24 Jul 23 07:13:06 PM PDT 24 1859016965 ps
T1183 /workspace/coverage/default/21.otp_ctrl_smoke.495048557 Jul 23 07:12:11 PM PDT 24 Jul 23 07:12:22 PM PDT 24 1121751684 ps
T1184 /workspace/coverage/default/15.otp_ctrl_stress_all.3098952385 Jul 23 07:12:01 PM PDT 24 Jul 23 07:18:08 PM PDT 24 31127743104 ps
T1185 /workspace/coverage/default/13.otp_ctrl_test_access.456912468 Jul 23 07:12:02 PM PDT 24 Jul 23 07:12:38 PM PDT 24 4531377632 ps
T1186 /workspace/coverage/default/187.otp_ctrl_init_fail.3905734915 Jul 23 07:14:28 PM PDT 24 Jul 23 07:14:42 PM PDT 24 190897227 ps
T1187 /workspace/coverage/default/158.otp_ctrl_init_fail.2497844985 Jul 23 07:14:15 PM PDT 24 Jul 23 07:14:23 PM PDT 24 434451672 ps
T1188 /workspace/coverage/default/37.otp_ctrl_stress_all.3313039485 Jul 23 07:12:44 PM PDT 24 Jul 23 07:16:27 PM PDT 24 74885854292 ps
T1189 /workspace/coverage/default/195.otp_ctrl_init_fail.3606653757 Jul 23 07:14:26 PM PDT 24 Jul 23 07:14:40 PM PDT 24 264628326 ps
T1190 /workspace/coverage/default/21.otp_ctrl_alert_test.2642857648 Jul 23 07:12:09 PM PDT 24 Jul 23 07:12:16 PM PDT 24 174830280 ps
T1191 /workspace/coverage/default/27.otp_ctrl_macro_errs.2412874767 Jul 23 07:12:34 PM PDT 24 Jul 23 07:12:39 PM PDT 24 259381072 ps
T1192 /workspace/coverage/default/28.otp_ctrl_stress_all.2314349307 Jul 23 07:12:32 PM PDT 24 Jul 23 07:12:54 PM PDT 24 811238674 ps
T1193 /workspace/coverage/default/279.otp_ctrl_init_fail.3218318004 Jul 23 07:14:41 PM PDT 24 Jul 23 07:14:55 PM PDT 24 199193083 ps
T1194 /workspace/coverage/default/192.otp_ctrl_init_fail.53747416 Jul 23 07:14:27 PM PDT 24 Jul 23 07:14:42 PM PDT 24 286300685 ps
T1195 /workspace/coverage/default/220.otp_ctrl_init_fail.3127717838 Jul 23 07:14:28 PM PDT 24 Jul 23 07:14:42 PM PDT 24 102933127 ps
T1196 /workspace/coverage/default/16.otp_ctrl_dai_lock.1521278954 Jul 23 07:11:56 PM PDT 24 Jul 23 07:12:41 PM PDT 24 1828716863 ps
T1197 /workspace/coverage/default/7.otp_ctrl_check_fail.160901549 Jul 23 07:11:42 PM PDT 24 Jul 23 07:12:06 PM PDT 24 1546538247 ps
T1198 /workspace/coverage/default/27.otp_ctrl_stress_all_with_rand_reset.1295104769 Jul 23 07:12:34 PM PDT 24 Jul 23 07:21:16 PM PDT 24 49507463689 ps
T288 /workspace/coverage/cover_reg_top/14.otp_ctrl_csr_mem_rw_with_rand_reset.1017501545 Jul 23 05:01:23 PM PDT 24 Jul 23 05:01:48 PM PDT 24 104614667 ps
T1199 /workspace/coverage/cover_reg_top/21.otp_ctrl_intr_test.3490637362 Jul 23 05:01:31 PM PDT 24 Jul 23 05:01:54 PM PDT 24 136155310 ps
T1200 /workspace/coverage/cover_reg_top/15.otp_ctrl_intr_test.2892625809 Jul 23 05:01:25 PM PDT 24 Jul 23 05:01:48 PM PDT 24 73437783 ps
T287 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_rw.3508900081 Jul 23 05:01:08 PM PDT 24 Jul 23 05:01:27 PM PDT 24 77530830 ps
T1201 /workspace/coverage/cover_reg_top/22.otp_ctrl_intr_test.3254938366 Jul 23 05:01:31 PM PDT 24 Jul 23 05:01:54 PM PDT 24 77456746 ps
T1202 /workspace/coverage/cover_reg_top/14.otp_ctrl_tl_errors.3249495872 Jul 23 05:01:20 PM PDT 24 Jul 23 05:01:47 PM PDT 24 80602280 ps
T1203 /workspace/coverage/cover_reg_top/26.otp_ctrl_intr_test.3272445061 Jul 23 05:01:36 PM PDT 24 Jul 23 05:01:58 PM PDT 24 143908595 ps
T1204 /workspace/coverage/cover_reg_top/47.otp_ctrl_intr_test.3684400492 Jul 23 05:01:43 PM PDT 24 Jul 23 05:02:08 PM PDT 24 81854257 ps
T335 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_bit_bash.3975919961 Jul 23 05:01:09 PM PDT 24 Jul 23 05:01:33 PM PDT 24 547010049 ps
T1205 /workspace/coverage/cover_reg_top/9.otp_ctrl_tl_errors.96852420 Jul 23 05:01:18 PM PDT 24 Jul 23 05:01:43 PM PDT 24 870765370 ps
T289 /workspace/coverage/cover_reg_top/17.otp_ctrl_same_csr_outstanding.1208519047 Jul 23 05:01:34 PM PDT 24 Jul 23 05:01:57 PM PDT 24 106983953 ps
T285 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_bit_bash.886404907 Jul 23 05:01:08 PM PDT 24 Jul 23 05:01:31 PM PDT 24 121987829 ps
T1206 /workspace/coverage/cover_reg_top/2.otp_ctrl_mem_partial_access.3671090132 Jul 23 05:01:05 PM PDT 24 Jul 23 05:01:23 PM PDT 24 505889812 ps
T286 /workspace/coverage/cover_reg_top/10.otp_ctrl_csr_rw.4110938336 Jul 23 05:01:13 PM PDT 24 Jul 23 05:01:35 PM PDT 24 48579253 ps
T1207 /workspace/coverage/cover_reg_top/48.otp_ctrl_intr_test.4136215863 Jul 23 05:01:51 PM PDT 24 Jul 23 05:02:19 PM PDT 24 549743534 ps
T1208 /workspace/coverage/cover_reg_top/8.otp_ctrl_tl_errors.2210160407 Jul 23 05:01:02 PM PDT 24 Jul 23 05:01:24 PM PDT 24 1996125566 ps
T1209 /workspace/coverage/cover_reg_top/5.otp_ctrl_tl_errors.85663566 Jul 23 05:01:03 PM PDT 24 Jul 23 05:01:25 PM PDT 24 227926249 ps
T1210 /workspace/coverage/cover_reg_top/25.otp_ctrl_intr_test.2409805120 Jul 23 05:01:35 PM PDT 24 Jul 23 05:01:57 PM PDT 24 567762011 ps
T1211 /workspace/coverage/cover_reg_top/16.otp_ctrl_intr_test.1602831155 Jul 23 05:01:23 PM PDT 24 Jul 23 05:01:46 PM PDT 24 145393540 ps
T1212 /workspace/coverage/cover_reg_top/19.otp_ctrl_tl_errors.2715238545 Jul 23 05:01:34 PM PDT 24 Jul 23 05:02:00 PM PDT 24 229830340 ps
T1213 /workspace/coverage/cover_reg_top/31.otp_ctrl_intr_test.3039567338 Jul 23 05:01:35 PM PDT 24 Jul 23 05:01:57 PM PDT 24 139126655 ps
T1214 /workspace/coverage/cover_reg_top/1.otp_ctrl_tl_errors.879323870 Jul 23 05:01:06 PM PDT 24 Jul 23 05:01:26 PM PDT 24 357627739 ps
T1215 /workspace/coverage/cover_reg_top/11.otp_ctrl_csr_mem_rw_with_rand_reset.4196302587 Jul 23 05:01:12 PM PDT 24 Jul 23 05:01:33 PM PDT 24 155680410 ps
T325 /workspace/coverage/cover_reg_top/3.otp_ctrl_same_csr_outstanding.2675988938 Jul 23 05:01:04 PM PDT 24 Jul 23 05:01:22 PM PDT 24 166957435 ps
T1216 /workspace/coverage/cover_reg_top/3.otp_ctrl_tl_errors.145158055 Jul 23 05:01:04 PM PDT 24 Jul 23 05:01:25 PM PDT 24 275380480 ps
T282 /workspace/coverage/cover_reg_top/18.otp_ctrl_tl_intg_err.3979936573 Jul 23 05:01:31 PM PDT 24 Jul 23 05:02:11 PM PDT 24 1234160699 ps
T283 /workspace/coverage/cover_reg_top/10.otp_ctrl_tl_intg_err.476755983 Jul 23 05:01:13 PM PDT 24 Jul 23 05:01:43 PM PDT 24 1331371730 ps
T1217 /workspace/coverage/cover_reg_top/38.otp_ctrl_intr_test.4075548073 Jul 23 05:01:43 PM PDT 24 Jul 23 05:02:08 PM PDT 24 40660864 ps
T1218 /workspace/coverage/cover_reg_top/6.otp_ctrl_csr_mem_rw_with_rand_reset.2462499362 Jul 23 05:01:11 PM PDT 24 Jul 23 05:01:33 PM PDT 24 417030322 ps
T1219 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_mem_rw_with_rand_reset.1523709387 Jul 23 05:01:05 PM PDT 24 Jul 23 05:01:25 PM PDT 24 1152900056 ps
T326 /workspace/coverage/cover_reg_top/15.otp_ctrl_same_csr_outstanding.3753265641 Jul 23 05:01:18 PM PDT 24 Jul 23 05:01:42 PM PDT 24 179112861 ps
T1220 /workspace/coverage/cover_reg_top/5.otp_ctrl_intr_test.84683207 Jul 23 05:01:10 PM PDT 24 Jul 23 05:01:30 PM PDT 24 587499029 ps
T1221 /workspace/coverage/cover_reg_top/18.otp_ctrl_csr_mem_rw_with_rand_reset.1439239836 Jul 23 05:01:33 PM PDT 24 Jul 23 05:01:56 PM PDT 24 75784660 ps
T1222 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_bit_bash.1261751671 Jul 23 05:01:03 PM PDT 24 Jul 23 05:01:22 PM PDT 24 159133389 ps
T1223 /workspace/coverage/cover_reg_top/35.otp_ctrl_intr_test.1986624784 Jul 23 05:01:45 PM PDT 24 Jul 23 05:02:11 PM PDT 24 564162012 ps
T1224 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_mem_rw_with_rand_reset.3365446035 Jul 23 05:01:10 PM PDT 24 Jul 23 05:01:31 PM PDT 24 143600339 ps
T1225 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_hw_reset.3405795951 Jul 23 05:01:03 PM PDT 24 Jul 23 05:01:20 PM PDT 24 1028404873 ps
T1226 /workspace/coverage/cover_reg_top/6.otp_ctrl_tl_errors.2758919429 Jul 23 05:01:11 PM PDT 24 Jul 23 05:01:36 PM PDT 24 1215617350 ps
T327 /workspace/coverage/cover_reg_top/13.otp_ctrl_same_csr_outstanding.3621652954 Jul 23 05:01:14 PM PDT 24 Jul 23 05:01:37 PM PDT 24 56634473 ps
T328 /workspace/coverage/cover_reg_top/19.otp_ctrl_same_csr_outstanding.3134547181 Jul 23 05:01:33 PM PDT 24 Jul 23 05:01:57 PM PDT 24 54225495 ps
T1227 /workspace/coverage/cover_reg_top/33.otp_ctrl_intr_test.1485769279 Jul 23 05:01:44 PM PDT 24 Jul 23 05:02:09 PM PDT 24 48870957 ps
T1228 /workspace/coverage/cover_reg_top/17.otp_ctrl_intr_test.657011400 Jul 23 05:01:30 PM PDT 24 Jul 23 05:01:53 PM PDT 24 39510040 ps
T1229 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_hw_reset.985673589 Jul 23 05:01:07 PM PDT 24 Jul 23 05:01:26 PM PDT 24 71961832 ps
T1230 /workspace/coverage/cover_reg_top/2.otp_ctrl_intr_test.1512955528 Jul 23 05:01:09 PM PDT 24 Jul 23 05:01:29 PM PDT 24 37795282 ps
T1231 /workspace/coverage/cover_reg_top/12.otp_ctrl_csr_mem_rw_with_rand_reset.2582103455 Jul 23 05:01:15 PM PDT 24 Jul 23 05:01:39 PM PDT 24 290526321 ps
T1232 /workspace/coverage/cover_reg_top/42.otp_ctrl_intr_test.1061268133 Jul 23 05:01:44 PM PDT 24 Jul 23 05:02:10 PM PDT 24 549836693 ps
T1233 /workspace/coverage/cover_reg_top/0.otp_ctrl_mem_partial_access.3695554862 Jul 23 05:01:06 PM PDT 24 Jul 23 05:01:24 PM PDT 24 36729227 ps
T1234 /workspace/coverage/cover_reg_top/34.otp_ctrl_intr_test.1277400983 Jul 23 05:01:43 PM PDT 24 Jul 23 05:02:08 PM PDT 24 40442779 ps
T311 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_hw_reset.2634871073 Jul 23 05:01:03 PM PDT 24 Jul 23 05:01:20 PM PDT 24 291084998 ps
T329 /workspace/coverage/cover_reg_top/9.otp_ctrl_same_csr_outstanding.1169336574 Jul 23 05:01:18 PM PDT 24 Jul 23 05:01:41 PM PDT 24 700386538 ps
T330 /workspace/coverage/cover_reg_top/6.otp_ctrl_csr_rw.451336431 Jul 23 05:01:10 PM PDT 24 Jul 23 05:01:31 PM PDT 24 48342351 ps
T1235 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_mem_rw_with_rand_reset.1716408832 Jul 23 05:01:04 PM PDT 24 Jul 23 05:01:21 PM PDT 24 192469743 ps
T1236 /workspace/coverage/cover_reg_top/4.otp_ctrl_mem_partial_access.1544898877 Jul 23 05:01:07 PM PDT 24 Jul 23 05:01:25 PM PDT 24 38081629 ps
T284 /workspace/coverage/cover_reg_top/19.otp_ctrl_tl_intg_err.1471363485 Jul 23 05:01:35 PM PDT 24 Jul 23 05:02:09 PM PDT 24 1853304978 ps
T331 /workspace/coverage/cover_reg_top/2.otp_ctrl_same_csr_outstanding.4274752995 Jul 23 05:01:10 PM PDT 24 Jul 23 05:01:30 PM PDT 24 128677849 ps
T360 /workspace/coverage/cover_reg_top/15.otp_ctrl_tl_intg_err.1259978288 Jul 23 05:01:22 PM PDT 24 Jul 23 05:01:55 PM PDT 24 1277654187 ps
T1237 /workspace/coverage/cover_reg_top/10.otp_ctrl_intr_test.2338078818 Jul 23 05:01:17 PM PDT 24 Jul 23 05:01:39 PM PDT 24 144676728 ps
T312 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_rw.29091967 Jul 23 05:01:07 PM PDT 24 Jul 23 05:01:26 PM PDT 24 73245037 ps
T290 /workspace/coverage/cover_reg_top/8.otp_ctrl_tl_intg_err.1230455266 Jul 23 05:01:11 PM PDT 24 Jul 23 05:01:51 PM PDT 24 10368485918 ps
T332 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_rw.990940699 Jul 23 05:01:02 PM PDT 24 Jul 23 05:01:18 PM PDT 24 159792736 ps
T357 /workspace/coverage/cover_reg_top/0.otp_ctrl_tl_intg_err.2458071992 Jul 23 05:01:08 PM PDT 24 Jul 23 05:01:35 PM PDT 24 603361547 ps
T1238 /workspace/coverage/cover_reg_top/3.otp_ctrl_mem_partial_access.567440789 Jul 23 05:01:05 PM PDT 24 Jul 23 05:01:23 PM PDT 24 39754211 ps
T321 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_bit_bash.2984153969 Jul 23 05:01:10 PM PDT 24 Jul 23 05:01:36 PM PDT 24 472625270 ps
T1239 /workspace/coverage/cover_reg_top/12.otp_ctrl_tl_errors.50797941 Jul 23 05:01:20 PM PDT 24 Jul 23 05:01:49 PM PDT 24 2522891796 ps
T358 /workspace/coverage/cover_reg_top/2.otp_ctrl_tl_intg_err.2047132160 Jul 23 05:01:05 PM PDT 24 Jul 23 05:01:31 PM PDT 24 1842758759 ps
T1240 /workspace/coverage/cover_reg_top/17.otp_ctrl_csr_mem_rw_with_rand_reset.1332164699 Jul 23 05:01:34 PM PDT 24 Jul 23 05:01:58 PM PDT 24 1157113901 ps
T1241 /workspace/coverage/cover_reg_top/5.otp_ctrl_csr_mem_rw_with_rand_reset.3506417690 Jul 23 05:01:17 PM PDT 24 Jul 23 05:01:39 PM PDT 24 74755212 ps
T319 /workspace/coverage/cover_reg_top/17.otp_ctrl_csr_rw.3542289784 Jul 23 05:01:32 PM PDT 24 Jul 23 05:01:55 PM PDT 24 114715511 ps
T1242 /workspace/coverage/cover_reg_top/18.otp_ctrl_intr_test.3150084482 Jul 23 05:01:33 PM PDT 24 Jul 23 05:01:56 PM PDT 24 43541332 ps
T1243 /workspace/coverage/cover_reg_top/2.otp_ctrl_tl_errors.4107985806 Jul 23 05:01:05 PM PDT 24 Jul 23 05:01:26 PM PDT 24 143040315 ps
T1244 /workspace/coverage/cover_reg_top/15.otp_ctrl_csr_mem_rw_with_rand_reset.15022010 Jul 23 05:01:21 PM PDT 24 Jul 23 05:01:45 PM PDT 24 158357765 ps
T1245 /workspace/coverage/cover_reg_top/10.otp_ctrl_tl_errors.2538456277 Jul 23 05:01:20 PM PDT 24 Jul 23 05:01:47 PM PDT 24 82885266 ps
T313 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_aliasing.18317278 Jul 23 05:01:15 PM PDT 24 Jul 23 05:01:39 PM PDT 24 149962817 ps
T1246 /workspace/coverage/cover_reg_top/46.otp_ctrl_intr_test.1434423984 Jul 23 05:01:45 PM PDT 24 Jul 23 05:02:12 PM PDT 24 105217660 ps
T1247 /workspace/coverage/cover_reg_top/44.otp_ctrl_intr_test.3911953233 Jul 23 05:01:44 PM PDT 24 Jul 23 05:02:09 PM PDT 24 577578935 ps
T322 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_aliasing.3868588680 Jul 23 05:01:09 PM PDT 24 Jul 23 05:01:33 PM PDT 24 196490555 ps
T354 /workspace/coverage/cover_reg_top/1.otp_ctrl_tl_intg_err.1124890291 Jul 23 05:01:09 PM PDT 24 Jul 23 05:01:45 PM PDT 24 5105110911 ps
T1248 /workspace/coverage/cover_reg_top/32.otp_ctrl_intr_test.147598114 Jul 23 05:01:37 PM PDT 24 Jul 23 05:02:01 PM PDT 24 76922043 ps
T1249 /workspace/coverage/cover_reg_top/10.otp_ctrl_same_csr_outstanding.1781699298 Jul 23 05:01:13 PM PDT 24 Jul 23 05:01:37 PM PDT 24 231963996 ps
T1250 /workspace/coverage/cover_reg_top/8.otp_ctrl_csr_mem_rw_with_rand_reset.3144532884 Jul 23 05:01:18 PM PDT 24 Jul 23 05:01:41 PM PDT 24 67497723 ps
T314 /workspace/coverage/cover_reg_top/9.otp_ctrl_csr_rw.404364870 Jul 23 05:01:12 PM PDT 24 Jul 23 05:01:33 PM PDT 24 144555104 ps
T1251 /workspace/coverage/cover_reg_top/16.otp_ctrl_tl_intg_err.3739868755 Jul 23 05:01:20 PM PDT 24 Jul 23 05:01:56 PM PDT 24 10298626113 ps
T1252 /workspace/coverage/cover_reg_top/7.otp_ctrl_tl_errors.1686398668 Jul 23 05:01:05 PM PDT 24 Jul 23 05:01:31 PM PDT 24 2328660099 ps
T1253 /workspace/coverage/cover_reg_top/23.otp_ctrl_intr_test.4007659330 Jul 23 05:01:34 PM PDT 24 Jul 23 05:01:56 PM PDT 24 39571308 ps
T1254 /workspace/coverage/cover_reg_top/14.otp_ctrl_same_csr_outstanding.4142566165 Jul 23 05:01:20 PM PDT 24 Jul 23 05:01:43 PM PDT 24 68017227 ps
T355 /workspace/coverage/cover_reg_top/4.otp_ctrl_tl_intg_err.938268396 Jul 23 05:01:03 PM PDT 24 Jul 23 05:01:41 PM PDT 24 4637305510 ps
T1255 /workspace/coverage/cover_reg_top/4.otp_ctrl_intr_test.383864000 Jul 23 05:01:07 PM PDT 24 Jul 23 05:01:25 PM PDT 24 523768767 ps
T1256 /workspace/coverage/cover_reg_top/40.otp_ctrl_intr_test.3925327260 Jul 23 05:01:45 PM PDT 24 Jul 23 05:02:11 PM PDT 24 138675980 ps
T1257 /workspace/coverage/cover_reg_top/30.otp_ctrl_intr_test.3125617613 Jul 23 05:01:35 PM PDT 24 Jul 23 05:01:58 PM PDT 24 565480486 ps
T1258 /workspace/coverage/cover_reg_top/16.otp_ctrl_csr_mem_rw_with_rand_reset.497169254 Jul 23 05:01:32 PM PDT 24 Jul 23 05:01:56 PM PDT 24 1128780218 ps
T315 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_hw_reset.3751446715 Jul 23 05:01:08 PM PDT 24 Jul 23 05:01:27 PM PDT 24 110537866 ps
T1259 /workspace/coverage/cover_reg_top/14.otp_ctrl_tl_intg_err.853853174 Jul 23 05:01:20 PM PDT 24 Jul 23 05:02:01 PM PDT 24 3074104294 ps
T1260 /workspace/coverage/cover_reg_top/24.otp_ctrl_intr_test.546225121 Jul 23 05:01:35 PM PDT 24 Jul 23 05:01:58 PM PDT 24 128633105 ps
T1261 /workspace/coverage/cover_reg_top/19.otp_ctrl_intr_test.2774166314 Jul 23 05:01:32 PM PDT 24 Jul 23 05:01:55 PM PDT 24 147008172 ps
T1262 /workspace/coverage/cover_reg_top/8.otp_ctrl_same_csr_outstanding.193040381 Jul 23 05:01:20 PM PDT 24 Jul 23 05:01:44 PM PDT 24 55382660 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%